summaryrefslogtreecommitdiffstats
path: root/src
diff options
context:
space:
mode:
authorTao Xia <xiatao5@huaqin.corp-partner.google.com>2021-02-27 15:17:24 +0800
committerPatrick Georgi <pgeorgi@google.com>2021-03-01 08:21:10 +0000
commitbda338a1be38a50fae86a2e02ce8dac8bb9eb3f0 (patch)
tree2d2783b633c73a13e4727e3226cd60bf86e014a2 /src
parenta03b18012db5277f77b68b4c0d58e0672b943adc (diff)
downloadcoreboot-bda338a1be38a50fae86a2e02ce8dac8bb9eb3f0.tar.gz
coreboot-bda338a1be38a50fae86a2e02ce8dac8bb9eb3f0.tar.bz2
coreboot-bda338a1be38a50fae86a2e02ce8dac8bb9eb3f0.zip
mb/google/dedede/var/sasukette: Configure I2C times for touchpad/codec/AMP
Configure I2C high / low time in device tree to ensure I2C CLK runs accurately at I2C_SPEED_FAST (400 kHz). Measured I2C frequency just as below after tuning: touchpad:372 kHz audio codec RT5682:386.8 kHz speaker AMP L:387.5 kHz speaker AMP R:388.9 kHz BUG=b:181342340 BRANCH=dedede TEST=Build and check after tuning I2C clock is under 400kHz Signed-off-by: Tao Xia <xiatao5@huaqin.corp-partner.google.com> Change-Id: I05d78c088190e349281a34b2aeed39ae8d867dc2 Reviewed-on: https://review.coreboot.org/c/coreboot/+/51112 Reviewed-by: Karthik Ramasubramanian <kramasub@google.com> Reviewed-by: Paul Menzel <paulepanter@users.sourceforge.net> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src')
-rw-r--r--src/mainboard/google/dedede/variants/sasukette/overridetree.cb12
1 files changed, 12 insertions, 0 deletions
diff --git a/src/mainboard/google/dedede/variants/sasukette/overridetree.cb b/src/mainboard/google/dedede/variants/sasukette/overridetree.cb
index 2b310ce5298f..fe7a2dd27edc 100644
--- a/src/mainboard/google/dedede/variants/sasukette/overridetree.cb
+++ b/src/mainboard/google/dedede/variants/sasukette/overridetree.cb
@@ -21,6 +21,12 @@ chip soc/intel/jasperlake
},
.i2c[0] = {
.speed = I2C_SPEED_FAST,
+ .speed_config[0] = {
+ .speed = I2C_SPEED_FAST,
+ .scl_lcnt = 185,
+ .scl_hcnt = 95,
+ .sda_hold = 40,
+ }
},
.i2c[1] = {
.speed = I2C_SPEED_FAST,
@@ -33,6 +39,12 @@ chip soc/intel/jasperlake
},
.i2c[4] = {
.speed = I2C_SPEED_FAST,
+ .speed_config[0] = {
+ .speed = I2C_SPEED_FAST,
+ .scl_lcnt = 185,
+ .scl_hcnt = 95,
+ .sda_hold = 40,
+ }
},
}"