summaryrefslogtreecommitdiffstats
path: root/src
diff options
context:
space:
mode:
authorElyes HAOUAS <ehaouas@noos.fr>2019-10-16 21:21:30 +0200
committerFelix Held <felix-coreboot@felixheld.de>2019-10-20 17:19:34 +0000
commitc888a7bbaa5661abc6f44c0f6e4ba859966aebb3 (patch)
treeaaa2b49cf8a426e4202c84f07c86a4aa1c2e809e /src
parent80df052d355ba2db3bb1b6e6e2c05d05a9ce6ad0 (diff)
downloadcoreboot-c888a7bbaa5661abc6f44c0f6e4ba859966aebb3.tar.gz
coreboot-c888a7bbaa5661abc6f44c0f6e4ba859966aebb3.tar.bz2
coreboot-c888a7bbaa5661abc6f44c0f6e4ba859966aebb3.zip
src: Remove unused 'include <string.h>'
Change-Id: I2a94c3b6282e9915fd2b8136b124740c8a7b774c Signed-off-by: Elyes HAOUAS <ehaouas@noos.fr> Reviewed-on: https://review.coreboot.org/c/coreboot/+/36082 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Felix Held <felix-coreboot@felixheld.de>
Diffstat (limited to 'src')
-rw-r--r--src/arch/riscv/fit_payload.c1
-rw-r--r--src/device/oprom/realmode/x86_interrupts.c1
-rw-r--r--src/device/oprom/x86emu/sys.c1
-rw-r--r--src/device/oprom/x86emu/x86emui.h1
-rw-r--r--src/device/oprom/yabel/compat/functions.c1
-rw-r--r--src/mainboard/google/auron/romstage.c1
-rw-r--r--src/mainboard/google/butterfly/chromeos.c1
-rw-r--r--src/mainboard/google/daisy/chromeos.c1
-rw-r--r--src/mainboard/google/foster/chromeos.c1
-rw-r--r--src/mainboard/google/jecht/romstage.c1
-rw-r--r--src/mainboard/google/kukui/panel_ps8640.c1
-rw-r--r--src/mainboard/google/link/chromeos.c1
-rw-r--r--src/mainboard/google/parrot/chromeos.c1
-rw-r--r--src/mainboard/google/peach_pit/chromeos.c1
-rw-r--r--src/mainboard/google/stout/chromeos.c1
-rw-r--r--src/mainboard/intel/baskingridge/chromeos.c1
-rw-r--r--src/mainboard/intel/emeraldlake2/chromeos.c1
-rw-r--r--src/mainboard/intel/saddlebrook/romstage.c1
-rw-r--r--src/mainboard/intel/wtm2/romstage.c1
-rw-r--r--src/mainboard/purism/librem_bdw/romstage.c1
-rw-r--r--src/mainboard/razer/blade_stealth_kbl/romstage.c1
-rw-r--r--src/mainboard/samsung/lumpy/chromeos.c1
-rw-r--r--src/mainboard/samsung/stumpy/chromeos.c1
-rw-r--r--src/mainboard/up/squared/ramstage.c1
-rw-r--r--src/soc/amd/common/block/spi/fch_spi_special.c1
-rw-r--r--src/soc/intel/cannonlake/reset.c1
-rw-r--r--src/soc/intel/common/block/sgx/sgx.c1
-rw-r--r--src/soc/intel/icelake/reset.c1
-rw-r--r--src/soc/intel/skylake/me.c1
-rw-r--r--src/soc/mediatek/mt8173/i2c.c1
-rw-r--r--src/soc/mediatek/mt8183/ddp.c1
-rw-r--r--src/soc/mediatek/mt8183/include/soc/spm.h1
-rw-r--r--src/soc/qualcomm/qcs405/clock.c1
-rw-r--r--src/soc/qualcomm/qcs405/spi.c1
-rw-r--r--src/soc/qualcomm/sdm845/aop_load_reset.c1
-rw-r--r--src/superio/aspeed/ast2400/superio.c1
36 files changed, 0 insertions, 36 deletions
diff --git a/src/arch/riscv/fit_payload.c b/src/arch/riscv/fit_payload.c
index 60a4bc0557f0..78e95fdd83b4 100644
--- a/src/arch/riscv/fit_payload.c
+++ b/src/arch/riscv/fit_payload.c
@@ -18,7 +18,6 @@
#include <bootmem.h>
#include <stdlib.h>
#include <program_loading.h>
-#include <string.h>
#include <commonlib/compression.h>
#include <commonlib/cbfs_serialized.h>
#include <lib.h>
diff --git a/src/device/oprom/realmode/x86_interrupts.c b/src/device/oprom/realmode/x86_interrupts.c
index 4e1c5ed5af69..c38da466bdcc 100644
--- a/src/device/oprom/realmode/x86_interrupts.c
+++ b/src/device/oprom/realmode/x86_interrupts.c
@@ -15,7 +15,6 @@
#include <console/console.h>
#include <device/pci.h>
#include <device/pci_ops.h>
-#include <string.h>
/* we use x86emu's register file representation */
#include <x86emu/regs.h>
diff --git a/src/device/oprom/x86emu/sys.c b/src/device/oprom/x86emu/sys.c
index 9c293bc56108..06f240c5a7e2 100644
--- a/src/device/oprom/x86emu/sys.c
+++ b/src/device/oprom/x86emu/sys.c
@@ -50,7 +50,6 @@
#ifdef IN_MODULE
#include "xf86_ansic.h"
#else
-#include <string.h>
#endif
/*------------------------- Global Variables ------------------------------*/
diff --git a/src/device/oprom/x86emu/x86emui.h b/src/device/oprom/x86emu/x86emui.h
index 741153c726a8..b1647c583c26 100644
--- a/src/device/oprom/x86emu/x86emui.h
+++ b/src/device/oprom/x86emu/x86emui.h
@@ -72,7 +72,6 @@
#ifdef IN_MODULE
#include <xf86_ansic.h>
#else
-#include <string.h>
#endif
/*--------------------------- Inline Functions ----------------------------*/
diff --git a/src/device/oprom/yabel/compat/functions.c b/src/device/oprom/yabel/compat/functions.c
index fa1b6b7cf600..c9e2e4c60a41 100644
--- a/src/device/oprom/yabel/compat/functions.c
+++ b/src/device/oprom/yabel/compat/functions.c
@@ -36,7 +36,6 @@
*/
#include <types.h>
-#include <string.h>
#include <device/device.h>
#include "../debug.h"
#include "../biosemu.h"
diff --git a/src/mainboard/google/auron/romstage.c b/src/mainboard/google/auron/romstage.c
index 568c4c819c3b..d5687f211c39 100644
--- a/src/mainboard/google/auron/romstage.c
+++ b/src/mainboard/google/auron/romstage.c
@@ -15,7 +15,6 @@
*/
#include <console/console.h>
-#include <string.h>
#include <ec/google/chromeec/ec.h>
#include <soc/pei_data.h>
#include <soc/pei_wrapper.h>
diff --git a/src/mainboard/google/butterfly/chromeos.c b/src/mainboard/google/butterfly/chromeos.c
index 1f5939eddb06..ea4b8ac04f42 100644
--- a/src/mainboard/google/butterfly/chromeos.c
+++ b/src/mainboard/google/butterfly/chromeos.c
@@ -14,7 +14,6 @@
*/
#include <console/console.h>
-#include <string.h>
#include <bootmode.h>
#include <boot/coreboot_tables.h>
#include <device/device.h>
diff --git a/src/mainboard/google/daisy/chromeos.c b/src/mainboard/google/daisy/chromeos.c
index 974cd49f25a7..3525a9813e15 100644
--- a/src/mainboard/google/daisy/chromeos.c
+++ b/src/mainboard/google/daisy/chromeos.c
@@ -18,7 +18,6 @@
#include <ec/google/chromeec/ec_commands.h>
#include <soc/cpu.h>
#include <soc/gpio.h>
-#include <string.h>
#include <vendorcode/google/chromeos/chromeos.h>
#include <bootmode.h>
diff --git a/src/mainboard/google/foster/chromeos.c b/src/mainboard/google/foster/chromeos.c
index 7ce130050961..e14fbcb7918d 100644
--- a/src/mainboard/google/foster/chromeos.c
+++ b/src/mainboard/google/foster/chromeos.c
@@ -18,7 +18,6 @@
#include <ec/google/chromeec/ec.h>
#include <ec/google/chromeec/ec_commands.h>
#include <gpio.h>
-#include <string.h>
#include <vendorcode/google/chromeos/chromeos.h>
void fill_lb_gpios(struct lb_gpios *gpios)
diff --git a/src/mainboard/google/jecht/romstage.c b/src/mainboard/google/jecht/romstage.c
index 4fc2ba0c93be..4e32ab227b42 100644
--- a/src/mainboard/google/jecht/romstage.c
+++ b/src/mainboard/google/jecht/romstage.c
@@ -16,7 +16,6 @@
#include <bootmode.h>
#include <console/console.h>
-#include <string.h>
#include <ec/google/chromeec/ec.h>
#include <soc/pei_data.h>
#include <soc/pei_wrapper.h>
diff --git a/src/mainboard/google/kukui/panel_ps8640.c b/src/mainboard/google/kukui/panel_ps8640.c
index 83358d366a4d..6381228c090a 100644
--- a/src/mainboard/google/kukui/panel_ps8640.c
+++ b/src/mainboard/google/kukui/panel_ps8640.c
@@ -19,7 +19,6 @@
#include <edid.h>
#include <gpio.h>
#include <soc/i2c.h>
-#include <string.h>
#include "panel.h"
diff --git a/src/mainboard/google/link/chromeos.c b/src/mainboard/google/link/chromeos.c
index a5370beddb75..44a2bf5c1c96 100644
--- a/src/mainboard/google/link/chromeos.c
+++ b/src/mainboard/google/link/chromeos.c
@@ -13,7 +13,6 @@
* GNU General Public License for more details.
*/
-#include <string.h>
#include <bootmode.h>
#include <boot/coreboot_tables.h>
#include <southbridge/intel/bd82x6x/pch.h>
diff --git a/src/mainboard/google/parrot/chromeos.c b/src/mainboard/google/parrot/chromeos.c
index 4adcdb6b08a2..4587a127fd4e 100644
--- a/src/mainboard/google/parrot/chromeos.c
+++ b/src/mainboard/google/parrot/chromeos.c
@@ -14,7 +14,6 @@
*/
#include <console/console.h>
-#include <string.h>
#include <bootmode.h>
#include <boot/coreboot_tables.h>
#include <device/pci_ops.h>
diff --git a/src/mainboard/google/peach_pit/chromeos.c b/src/mainboard/google/peach_pit/chromeos.c
index 8bd35bee954f..f2b1e8ce8b95 100644
--- a/src/mainboard/google/peach_pit/chromeos.c
+++ b/src/mainboard/google/peach_pit/chromeos.c
@@ -19,7 +19,6 @@
#include <ec/google/chromeec/ec_commands.h>
#include <soc/cpu.h>
#include <soc/gpio.h>
-#include <string.h>
#include <vendorcode/google/chromeos/chromeos.h>
void fill_lb_gpios(struct lb_gpios *gpios)
diff --git a/src/mainboard/google/stout/chromeos.c b/src/mainboard/google/stout/chromeos.c
index 09144507b8c7..dc3f3abb4566 100644
--- a/src/mainboard/google/stout/chromeos.c
+++ b/src/mainboard/google/stout/chromeos.c
@@ -13,7 +13,6 @@
* GNU General Public License for more details.
*/
-#include <string.h>
#include <bootmode.h>
#include <boot/coreboot_tables.h>
#include <device/pci_ops.h>
diff --git a/src/mainboard/intel/baskingridge/chromeos.c b/src/mainboard/intel/baskingridge/chromeos.c
index 2d5919c06e7a..74eb7885959e 100644
--- a/src/mainboard/intel/baskingridge/chromeos.c
+++ b/src/mainboard/intel/baskingridge/chromeos.c
@@ -13,7 +13,6 @@
* GNU General Public License for more details.
*/
-#include <string.h>
#include <bootmode.h>
#include <boot/coreboot_tables.h>
#include <device/device.h>
diff --git a/src/mainboard/intel/emeraldlake2/chromeos.c b/src/mainboard/intel/emeraldlake2/chromeos.c
index 4fb512a694bf..470688fc9851 100644
--- a/src/mainboard/intel/emeraldlake2/chromeos.c
+++ b/src/mainboard/intel/emeraldlake2/chromeos.c
@@ -13,7 +13,6 @@
* GNU General Public License for more details.
*/
-#include <string.h>
#include <bootmode.h>
#include <boot/coreboot_tables.h>
#include <device/device.h>
diff --git a/src/mainboard/intel/saddlebrook/romstage.c b/src/mainboard/intel/saddlebrook/romstage.c
index 46c2cdd6e042..0ed6730b5c1a 100644
--- a/src/mainboard/intel/saddlebrook/romstage.c
+++ b/src/mainboard/intel/saddlebrook/romstage.c
@@ -17,7 +17,6 @@
#include <console/console.h>
#include <fsp/api.h>
-#include <string.h>
#include <soc/gpio.h>
#include <soc/pm.h>
#include <soc/romstage.h>
diff --git a/src/mainboard/intel/wtm2/romstage.c b/src/mainboard/intel/wtm2/romstage.c
index f4e336694db3..9edc170a2120 100644
--- a/src/mainboard/intel/wtm2/romstage.c
+++ b/src/mainboard/intel/wtm2/romstage.c
@@ -16,7 +16,6 @@
#include <console/console.h>
#include <stdint.h>
-#include <string.h>
#include <soc/gpio.h>
#include <soc/pei_data.h>
#include <soc/pei_wrapper.h>
diff --git a/src/mainboard/purism/librem_bdw/romstage.c b/src/mainboard/purism/librem_bdw/romstage.c
index 0e1ad885b056..72b3fe25cdbc 100644
--- a/src/mainboard/purism/librem_bdw/romstage.c
+++ b/src/mainboard/purism/librem_bdw/romstage.c
@@ -13,7 +13,6 @@
* GNU General Public License for more details.
*/
-#include <string.h>
#include <soc/pei_data.h>
#include <soc/pei_wrapper.h>
#include <soc/romstage.h>
diff --git a/src/mainboard/razer/blade_stealth_kbl/romstage.c b/src/mainboard/razer/blade_stealth_kbl/romstage.c
index f18e6c9827b9..89903ab7c443 100644
--- a/src/mainboard/razer/blade_stealth_kbl/romstage.c
+++ b/src/mainboard/razer/blade_stealth_kbl/romstage.c
@@ -16,7 +16,6 @@
* GNU General Public License for more details.
*/
-#include <string.h>
#include <assert.h>
#include <soc/romstage.h>
#include <spd_bin.h>
diff --git a/src/mainboard/samsung/lumpy/chromeos.c b/src/mainboard/samsung/lumpy/chromeos.c
index 9e02d9a90143..c70ee1d22eb4 100644
--- a/src/mainboard/samsung/lumpy/chromeos.c
+++ b/src/mainboard/samsung/lumpy/chromeos.c
@@ -13,7 +13,6 @@
* GNU General Public License for more details.
*/
-#include <string.h>
#include <bootmode.h>
#include <boot/coreboot_tables.h>
#include <device/pci_ops.h>
diff --git a/src/mainboard/samsung/stumpy/chromeos.c b/src/mainboard/samsung/stumpy/chromeos.c
index f316b2256fec..2cce8ad9fc0e 100644
--- a/src/mainboard/samsung/stumpy/chromeos.c
+++ b/src/mainboard/samsung/stumpy/chromeos.c
@@ -13,7 +13,6 @@
* GNU General Public License for more details.
*/
-#include <string.h>
#include <bootmode.h>
#include <boot/coreboot_tables.h>
#include <device/pci_ops.h>
diff --git a/src/mainboard/up/squared/ramstage.c b/src/mainboard/up/squared/ramstage.c
index be70ea995aeb..637b8d87c971 100644
--- a/src/mainboard/up/squared/ramstage.c
+++ b/src/mainboard/up/squared/ramstage.c
@@ -13,7 +13,6 @@
* GNU General Public License for more details.
*/
-#include <string.h>
#include <soc/ramstage.h>
#include <fsp/api.h>
#include <FspsUpd.h>
diff --git a/src/soc/amd/common/block/spi/fch_spi_special.c b/src/soc/amd/common/block/spi/fch_spi_special.c
index 456a3896f5c2..fa3c00ac84ec 100644
--- a/src/soc/amd/common/block/spi/fch_spi_special.c
+++ b/src/soc/amd/common/block/spi/fch_spi_special.c
@@ -16,7 +16,6 @@
#include <console/console.h>
#include <spi-generic.h>
#include <amdblocks/fch_spi.h>
-#include <string.h>
int non_standard_sst_byte_write(u32 offset, const void *buf)
{
diff --git a/src/soc/intel/cannonlake/reset.c b/src/soc/intel/cannonlake/reset.c
index e01c22c46376..4758faf7c5fb 100644
--- a/src/soc/intel/cannonlake/reset.c
+++ b/src/soc/intel/cannonlake/reset.c
@@ -19,7 +19,6 @@
#include <intelblocks/pmclib.h>
#include <fsp/util.h>
#include <soc/intel/common/reset.h>
-#include <string.h>
#include <soc/pci_devs.h>
void do_global_reset(void)
diff --git a/src/soc/intel/common/block/sgx/sgx.c b/src/soc/intel/common/block/sgx/sgx.c
index 377a71994fb5..b12e6cfcd687 100644
--- a/src/soc/intel/common/block/sgx/sgx.c
+++ b/src/soc/intel/common/block/sgx/sgx.c
@@ -24,7 +24,6 @@
#include <intelblocks/systemagent.h>
#include <soc/cpu.h>
#include <soc/pci_devs.h>
-#include <string.h>
static inline uint64_t sgx_resource(uint32_t low, uint32_t high)
{
diff --git a/src/soc/intel/icelake/reset.c b/src/soc/intel/icelake/reset.c
index d83b3ee3fa63..5526a42545be 100644
--- a/src/soc/intel/icelake/reset.c
+++ b/src/soc/intel/icelake/reset.c
@@ -19,7 +19,6 @@
#include <intelblocks/pmclib.h>
#include <fsp/util.h>
#include <soc/intel/common/reset.h>
-#include <string.h>
#include <soc/pci_devs.h>
void do_global_reset(void)
diff --git a/src/soc/intel/skylake/me.c b/src/soc/intel/skylake/me.c
index 5a378a29542a..f90a16505145 100644
--- a/src/soc/intel/skylake/me.c
+++ b/src/soc/intel/skylake/me.c
@@ -24,7 +24,6 @@
#include <soc/pci_devs.h>
#include <stdint.h>
#include <stdlib.h>
-#include <string.h>
/* HFSTS1[3:0] Current Working State Values */
diff --git a/src/soc/mediatek/mt8173/i2c.c b/src/soc/mediatek/mt8173/i2c.c
index 67de335ebf7f..22702d31b0e7 100644
--- a/src/soc/mediatek/mt8173/i2c.c
+++ b/src/soc/mediatek/mt8173/i2c.c
@@ -17,7 +17,6 @@
#include <console/console.h>
#include <delay.h>
#include <device/i2c_simple.h>
-#include <string.h>
#include <symbols.h>
#include <timer.h>
#include <device/mmio.h>
diff --git a/src/soc/mediatek/mt8183/ddp.c b/src/soc/mediatek/mt8183/ddp.c
index 0ae0be1815f4..3c2b0fd66237 100644
--- a/src/soc/mediatek/mt8183/ddp.c
+++ b/src/soc/mediatek/mt8183/ddp.c
@@ -16,7 +16,6 @@
#include <device/mmio.h>
#include <edid.h>
#include <stdlib.h>
-#include <string.h>
#include <stddef.h>
#include <soc/addressmap.h>
#include <soc/ddp.h>
diff --git a/src/soc/mediatek/mt8183/include/soc/spm.h b/src/soc/mediatek/mt8183/include/soc/spm.h
index 4ca72b632a84..6ab964747086 100644
--- a/src/soc/mediatek/mt8183/include/soc/spm.h
+++ b/src/soc/mediatek/mt8183/include/soc/spm.h
@@ -19,7 +19,6 @@
#include <arch/barrier.h>
#include <console/console.h>
#include <soc/addressmap.h>
-#include <string.h>
#include <stdint.h>
#include <types.h>
diff --git a/src/soc/qualcomm/qcs405/clock.c b/src/soc/qualcomm/qcs405/clock.c
index b7dd51b2a650..37fd2c209851 100644
--- a/src/soc/qualcomm/qcs405/clock.c
+++ b/src/soc/qualcomm/qcs405/clock.c
@@ -17,7 +17,6 @@
#include <types.h>
#include <delay.h>
#include <commonlib/helpers.h>
-#include <string.h>
#include <soc/clock.h>
#define DIV(div) (div ? (2*div - 1) : 0)
diff --git a/src/soc/qualcomm/qcs405/spi.c b/src/soc/qualcomm/qcs405/spi.c
index 13b9daef9db4..827448ce91cf 100644
--- a/src/soc/qualcomm/qcs405/spi.c
+++ b/src/soc/qualcomm/qcs405/spi.c
@@ -35,7 +35,6 @@
#include <soc/spi.h>
#include <soc/clock.h>
#include <stdlib.h>
-#include <string.h>
#include <spi_flash.h>
#include <timer.h>
diff --git a/src/soc/qualcomm/sdm845/aop_load_reset.c b/src/soc/qualcomm/sdm845/aop_load_reset.c
index 02217f9bd309..c1cf0579cc7a 100644
--- a/src/soc/qualcomm/sdm845/aop_load_reset.c
+++ b/src/soc/qualcomm/sdm845/aop_load_reset.c
@@ -13,7 +13,6 @@
* GNU General Public License for more details.
*/
-#include <string.h>
#include <arch/cache.h>
#include <cbfs.h>
#include <halt.h>
diff --git a/src/superio/aspeed/ast2400/superio.c b/src/superio/aspeed/ast2400/superio.c
index 5ae630ef451f..c5df8b583354 100644
--- a/src/superio/aspeed/ast2400/superio.c
+++ b/src/superio/aspeed/ast2400/superio.c
@@ -18,7 +18,6 @@
#include <device/device.h>
#include <device/pnp.h>
#include <superio/conf_mode.h>
-#include <string.h>
#include <pc80/keyboard.h>
#include <superio/common/ssdt.h>
#include <arch/acpi.h>