summaryrefslogtreecommitdiffstats
path: root/util/cbfstool/default-x86.fmd
diff options
context:
space:
mode:
authorPatrick Georgi <pgeorgi@chromium.org>2015-09-16 18:10:52 +0200
committerPatrick Georgi <pgeorgi@google.com>2015-12-11 11:40:18 +0100
commit8a3592eec3501a55cdc1799987f18489db86c25a (patch)
treee8fec7ce219dc572662b5507ee0092acc51c6e3f /util/cbfstool/default-x86.fmd
parent929b60267c72f4e2fbb23125d4c96c5dd275272b (diff)
downloadcoreboot-8a3592eec3501a55cdc1799987f18489db86c25a.tar.gz
coreboot-8a3592eec3501a55cdc1799987f18489db86c25a.tar.bz2
coreboot-8a3592eec3501a55cdc1799987f18489db86c25a.zip
build system: Switch to fmap based firmware layout
We still add a master header for compatibility purposes, and the default layouts don't cover anything non-coreboot (eg. IFD regions) yet. The default layouts can be overridden by specifying an fmd file, from which the fmap is generated. Future work: - map IFD regions to fmap regions - non-x86: build minimalistic trampolines that jump into the first cbfs file, so the bootblock can be part of CBFS instead of reserving a whole 64K for it. - teach coreboot's cbfs code to work without the master header - teach coreboot's cbfs code to work on different fmap regions Change-Id: Id1085dcd5107cf0e02e8dc1e77dc0dd9497a819c Signed-off-by: Patrick Georgi <pgeorgi@chromium.org> Reviewed-on: https://review.coreboot.org/11692 Reviewed-by: Aaron Durbin <adurbin@chromium.org> Tested-by: build bot (Jenkins)
Diffstat (limited to 'util/cbfstool/default-x86.fmd')
-rw-r--r--util/cbfstool/default-x86.fmd15
1 files changed, 15 insertions, 0 deletions
diff --git a/util/cbfstool/default-x86.fmd b/util/cbfstool/default-x86.fmd
new file mode 100644
index 000000000000..f344ab20869f
--- /dev/null
+++ b/util/cbfstool/default-x86.fmd
@@ -0,0 +1,15 @@
+# layout for firmware residing at top of 4GB address space
+# +-------------+ <-- 4GB - ROM_SIZE / start of flash
+# | unspecified |
+# +-------------+ <-- 4GB - BIOS_SIZE
+# | FMAP |
+# +-------------+ <-- 4GB - BIOS_SIZE + FMAP_SIZE
+# | CBFS |
+# +-------------+ <-- 4GB / end of flash
+
+FLASH@##ROM_BASE## ##ROM_SIZE## {
+ BIOS@##BIOS_BASE## ##BIOS_SIZE## {
+ FMAP@##FMAP_BASE## ##FMAP_SIZE##
+ COREBOOT(CBFS)@##CBFS_BASE## ##CBFS_SIZE##
+ }
+}