summaryrefslogtreecommitdiffstats
path: root/util/inteltool/inteltool.h
diff options
context:
space:
mode:
authorNico Huber <nico.h@gmx.de>2013-03-29 17:57:15 +0100
committerStefan Reinauer <stefan.reinauer@coreboot.org>2013-03-29 21:07:30 +0100
commit76d60494ef97399d4233f398be5814574f1d4a1b (patch)
tree8b89b2cbc2eadb8e46de80d9b9c36da7d99fbcbf /util/inteltool/inteltool.h
parent2c2a85fc6d107265716bad930e7505fc87a52a1f (diff)
downloadcoreboot-76d60494ef97399d4233f398be5814574f1d4a1b.tar.gz
coreboot-76d60494ef97399d4233f398be5814574f1d4a1b.tar.bz2
coreboot-76d60494ef97399d4233f398be5814574f1d4a1b.zip
inteltool: Add definitions for Cougar/Panther Point PCI IDs
This adds correspondings #defines for the PCI IDs of the LPC device on Intel's Cougar Point and Panther Point platform controller hubs. Those will be used more in later commits. I've checked all those IDs against the specification updates [1] and [2]. [1] Intel 6 Series Chipset and Intel C200 Series Chipset Specification Update Document-Number: 324646-019 [2] Intel 7 Series / C216 Chipset Family Platform Controller Hub (PCH) Family - Datasheet Specification Update Document-Number: 326777-010 Change-Id: Ibef5a30d283c568c345eb8d8149723e7a3049272 Signed-off-by: Nico Huber <nico.h@gmx.de> Reviewed-on: http://review.coreboot.org/2960 Tested-by: build bot (Jenkins) Reviewed-by: Paul Menzel <paulepanter@users.sourceforge.net> Reviewed-by: Stefan Reinauer <stefan.reinauer@coreboot.org>
Diffstat (limited to 'util/inteltool/inteltool.h')
-rw-r--r--util/inteltool/inteltool.h30
1 files changed, 30 insertions, 0 deletions
diff --git a/util/inteltool/inteltool.h b/util/inteltool/inteltool.h
index 00adc684463e..ac23fe143ad5 100644
--- a/util/inteltool/inteltool.h
+++ b/util/inteltool/inteltool.h
@@ -61,6 +61,36 @@
#define PCI_DEVICE_ID_INTEL_ICH9ME 0x2917
#define PCI_DEVICE_ID_INTEL_ICH10R 0x3a16
#define PCI_DEVICE_ID_INTEL_SCH_POULSBO_LPC 0x8119
+#define PCI_DEVICE_ID_INTEL_Z68 0x1c44
+#define PCI_DEVICE_ID_INTEL_P67 0x1c46
+#define PCI_DEVICE_ID_INTEL_UM67 0x1c47
+#define PCI_DEVICE_ID_INTEL_HM65 0x1c49
+#define PCI_DEVICE_ID_INTEL_H67 0x1c4a
+#define PCI_DEVICE_ID_INTEL_HM67 0x1c4b
+#define PCI_DEVICE_ID_INTEL_Q65 0x1c4c
+#define PCI_DEVICE_ID_INTEL_QS67 0x1c4d
+#define PCI_DEVICE_ID_INTEL_Q67 0x1c4e
+#define PCI_DEVICE_ID_INTEL_QM67 0x1c4f
+#define PCI_DEVICE_ID_INTEL_B65 0x1c50
+#define PCI_DEVICE_ID_INTEL_C202 0x1c52
+#define PCI_DEVICE_ID_INTEL_C204 0x1c54
+#define PCI_DEVICE_ID_INTEL_C206 0x1c56
+#define PCI_DEVICE_ID_INTEL_H61 0x1c5c
+#define PCI_DEVICE_ID_INTEL_Z77 0x1e44
+#define PCI_DEVICE_ID_INTEL_Z75 0x1e46
+#define PCI_DEVICE_ID_INTEL_Q77 0x1e47
+#define PCI_DEVICE_ID_INTEL_Q75 0x1e48
+#define PCI_DEVICE_ID_INTEL_B75 0x1e49
+#define PCI_DEVICE_ID_INTEL_H77 0x1e4a
+#define PCI_DEVICE_ID_INTEL_C216 0x1e53
+#define PCI_DEVICE_ID_INTEL_QM77 0x1e55
+#define PCI_DEVICE_ID_INTEL_QS77 0x1e56
+#define PCI_DEVICE_ID_INTEL_HM77 0x1e57
+#define PCI_DEVICE_ID_INTEL_UM77 0x1e58
+#define PCI_DEVICE_ID_INTEL_HM76 0x1e59
+#define PCI_DEVICE_ID_INTEL_HM75 0x1e5d
+#define PCI_DEVICE_ID_INTEL_HM70 0x1e5e
+#define PCI_DEVICE_ID_INTEL_NM70 0x1e5f
#define PCI_DEVICE_ID_INTEL_82810 0x7120
#define PCI_DEVICE_ID_INTEL_82810_DC 0x7122