summaryrefslogtreecommitdiffstats
path: root/util/inteltool/pcie.c
diff options
context:
space:
mode:
authorWarren Turkal <wt@penguintechs.org>2010-09-03 09:31:13 +0000
committerPatrick Georgi <patrick.georgi@coresystems.de>2010-09-03 09:31:13 +0000
commit3235eea7289ab274d74052613b2cd55732565310 (patch)
treefbc1608661e632e646eb1127118a4368ca9536e5 /util/inteltool/pcie.c
parenta9fc3309ecdb678e217395cb2940e648240dfa80 (diff)
downloadcoreboot-3235eea7289ab274d74052613b2cd55732565310.tar.gz
coreboot-3235eea7289ab274d74052613b2cd55732565310.tar.bz2
coreboot-3235eea7289ab274d74052613b2cd55732565310.zip
Add DMIBAR support for Intel X58 southbridge
Signed-off-by: Warren Turkal <wt@penguintechs.org> Acked-by: Patrick Georgi <patrick.georgi@coresystems.de> git-svn-id: svn://svn.coreboot.org/coreboot/trunk@5770 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
Diffstat (limited to 'util/inteltool/pcie.c')
-rw-r--r--util/inteltool/pcie.c3
1 files changed, 3 insertions, 0 deletions
diff --git a/util/inteltool/pcie.c b/util/inteltool/pcie.c
index b4ad73235347..2f665d744f9d 100644
--- a/util/inteltool/pcie.c
+++ b/util/inteltool/pcie.c
@@ -114,6 +114,9 @@ int print_dmibar(struct pci_dev *nb)
case PCI_DEVICE_ID_INTEL_82810E_MC:
printf("This northbrigde does not have DMIBAR.\n");
return 1;
+ case PCI_DEVICE_ID_INTEL_X58:
+ dmibar_phys = pci_read_long(nb, 0x50) & 0xfffff000;
+ break;
default:
printf("Error: Dumping DMIBAR on this northbridge is not (yet) supported.\n");
return 1;