diff options
| author | Elyes HAOUAS <ehaouas@noos.fr> | 2016-10-19 17:59:10 +0200 |
|---|---|---|
| committer | Martin Roth <martinroth@google.com> | 2016-10-20 20:21:51 +0200 |
| commit | 94501508922c9c7f0c141ce0440f64d800a35a28 (patch) | |
| tree | e54e50ca7464b72abd9134362bbf78db5c552bae /util/inteltool/pcie.c | |
| parent | 124a368702b111442e26b5a3db65ebf8e5c6816c (diff) | |
| download | coreboot-94501508922c9c7f0c141ce0440f64d800a35a28.tar.gz coreboot-94501508922c9c7f0c141ce0440f64d800a35a28.tar.bz2 coreboot-94501508922c9c7f0c141ce0440f64d800a35a28.zip | |
util/inteltool: Use tabs for indents
Change-Id: I9d27c276053c51021166f4b22d150060e415d08f
Signed-off-by: Elyes HAOUAS <ehaouas@noos.fr>
Reviewed-on: https://review.coreboot.org/17025
Tested-by: build bot (Jenkins)
Reviewed-by: Jonathan Neuschäfer <j.neuschaefer@gmx.net>
Diffstat (limited to 'util/inteltool/pcie.c')
| -rw-r--r-- | util/inteltool/pcie.c | 90 |
1 files changed, 45 insertions, 45 deletions
diff --git a/util/inteltool/pcie.c b/util/inteltool/pcie.c index de70e6d29431..67b0e1968f50 100644 --- a/util/inteltool/pcie.c +++ b/util/inteltool/pcie.c @@ -123,51 +123,51 @@ static const io_register_t sandybridge_dmi_registers[] = { * 329002-002 */ static const io_register_t haswell_ult_dmi_registers[] = { - { 0x00, 4, "DMIVCECH" }, // DMI Virtual Channel Enhanced Capability - { 0x04, 4, "DMIPVCCAP1" }, // DMI Port VC Capability Register 1 - { 0x08, 4, "DMIPVCCAP2" }, // DMI Port VC Capability Register 2 - { 0x0C, 2, "DMI PVCCTL" }, // DMI Port VC Control -/* { 0x0E, 2, "RSVD" }, // Reserved */ - { 0x10, 4, "DMIVC0RCAP" }, // DMI VC0 Resource Capability - { 0x14, 4, "DMIVC0RCTL" }, // DMI VC0 Resource Control -/* { 0x18, 2, "RSVD" }, // Reserved */ - { 0x1A, 2, "DMIVC0RSTS" }, // DMI VC0 Resource Status - { 0x1C, 4, "DMIVC1RCAP" }, // DMI VC1 Resource Capability - { 0x20, 4, "DMIVC1RCTL" }, // DMI VC1 Resource Control -/* { 0x24, 2, "RSVD" }, // Reserved */ - { 0x26, 2, "DMIVC1RSTS" }, // DMI VC1 Resource Status - { 0x28, 4, "DMIVCPRCAP" }, // DMI VCp Resource Capability - { 0x2C, 4, "DMIVCPRCTL" }, // DMI VCp Resource Control -/* { 0x30, 2, "RSVD" }, // Reserved */ - { 0x32, 2, "DMIVCPRSTS" }, // DMI VCp Resource Status - { 0x34, 4, "DMIVCMRCAP" }, // DMI VCm Resource Capability - { 0x38, 4, "DMIVCMRCTL" }, // DMI VCm Resource Control -/* { 0x3C, 2, "RSVD" }, // Reserved */ - { 0x3E, 2, "DMIVCMRSTS" }, // DMI VCm Resource Status - { 0x40, 4, "DMIRCLDECH" }, // DMI Root Complex Link Declaration */ - { 0x44, 4, "DMIESD" }, // DMI Element Self Description -/* { 0x48, 4, "RSVD" }, // Reserved */ -/* { 0x4C, 4, "RSVD" }, // Reserved */ - { 0x50, 4, "DMILE1D" }, // DMI Link Entry 1 Description -/* { 0x54, 4, "RSVD" }, // Reserved */ - { 0x58, 4, "DMILE1A" }, // DMI Link Entry 1 Address - { 0x5C, 4, "DMILUE1A" }, // DMI Link Upper Entry 1 Address - { 0x60, 4, "DMILE2D" }, // DMI Link Entry 2 Description -/* { 0x64, 4, "RSVD" }, // Reserved */ - { 0x68, 4, "DMILE2A" }, // DMI Link Entry 2 Address -/* { 0x6C, 4, "RSVD" }, // Reserved */ -/* { 0x70, 4, "RSVD" }, // Reserved */ -/* { 0x74, 4, "RSVD" }, // Reserved */ -/* { 0x78, 4, "RSVD" }, // Reserved */ -/* { 0x7C, 4, "RSVD" }, // Reserved */ -/* { 0x80, 4, "RSVD" }, // Reserved */ -/* { 0x84, 4, "RSVD" }, // Reserved */ - { 0x88, 2, "LCTL" }, // Link Control - /* ... - Reserved */ - { 0x1C4, 4, "DMIUESTS" }, // DMI Uncorrectable Error Status - { 0x1C8, 4, "DMIUEMSK" }, // DMI Uncorrectable Error Mask - { 0x1D0, 4, "DMICESTS" }, // DMI Correctable Error Status - { 0x1D4, 4, "DMICEMSK" }, // DMI Correctable Error Mask + { 0x00, 4, "DMIVCECH" }, // DMI Virtual Channel Enhanced Capability + { 0x04, 4, "DMIPVCCAP1" }, // DMI Port VC Capability Register 1 + { 0x08, 4, "DMIPVCCAP2" }, // DMI Port VC Capability Register 2 + { 0x0C, 2, "DMI PVCCTL" }, // DMI Port VC Control +/* { 0x0E, 2, "RSVD" }, // Reserved */ + { 0x10, 4, "DMIVC0RCAP" }, // DMI VC0 Resource Capability + { 0x14, 4, "DMIVC0RCTL" }, // DMI VC0 Resource Control +/* { 0x18, 2, "RSVD" }, // Reserved */ + { 0x1A, 2, "DMIVC0RSTS" }, // DMI VC0 Resource Status + { 0x1C, 4, "DMIVC1RCAP" }, // DMI VC1 Resource Capability + { 0x20, 4, "DMIVC1RCTL" }, // DMI VC1 Resource Control +/* { 0x24, 2, "RSVD" }, // Reserved */ + { 0x26, 2, "DMIVC1RSTS" }, // DMI VC1 Resource Status + { 0x28, 4, "DMIVCPRCAP" }, // DMI VCp Resource Capability + { 0x2C, 4, "DMIVCPRCTL" }, // DMI VCp Resource Control +/* { 0x30, 2, "RSVD" }, // Reserved */ + { 0x32, 2, "DMIVCPRSTS" }, // DMI VCp Resource Status + { 0x34, 4, "DMIVCMRCAP" }, // DMI VCm Resource Capability + { 0x38, 4, "DMIVCMRCTL" }, // DMI VCm Resource Control +/* { 0x3C, 2, "RSVD" }, // Reserved */ + { 0x3E, 2, "DMIVCMRSTS" }, // DMI VCm Resource Status + { 0x40, 4, "DMIRCLDECH" }, // DMI Root Complex Link Declaration */ + { 0x44, 4, "DMIESD" }, // DMI Element Self Description +/* { 0x48, 4, "RSVD" }, // Reserved */ +/* { 0x4C, 4, "RSVD" }, // Reserved */ + { 0x50, 4, "DMILE1D" }, // DMI Link Entry 1 Description +/* { 0x54, 4, "RSVD" }, // Reserved */ + { 0x58, 4, "DMILE1A" }, // DMI Link Entry 1 Address + { 0x5C, 4, "DMILUE1A" }, // DMI Link Upper Entry 1 Address + { 0x60, 4, "DMILE2D" }, // DMI Link Entry 2 Description +/* { 0x64, 4, "RSVD" }, // Reserved */ + { 0x68, 4, "DMILE2A" }, // DMI Link Entry 2 Address +/* { 0x6C, 4, "RSVD" }, // Reserved */ +/* { 0x70, 4, "RSVD" }, // Reserved */ +/* { 0x74, 4, "RSVD" }, // Reserved */ +/* { 0x78, 4, "RSVD" }, // Reserved */ +/* { 0x7C, 4, "RSVD" }, // Reserved */ +/* { 0x80, 4, "RSVD" }, // Reserved */ +/* { 0x84, 4, "RSVD" }, // Reserved */ + { 0x88, 2, "LCTL" }, // Link Control + /* ... - Reserved */ + { 0x1C4, 4, "DMIUESTS" }, // DMI Uncorrectable Error Status + { 0x1C8, 4, "DMIUEMSK" }, // DMI Uncorrectable Error Mask + { 0x1D0, 4, "DMICESTS" }, // DMI Correctable Error Status + { 0x1D4, 4, "DMICEMSK" }, // DMI Correctable Error Mask /* ... - Reserved */ }; |