summaryrefslogtreecommitdiffstats
path: root/util/inteltool/pcie.c
diff options
context:
space:
mode:
authorChristian Walter <christian.walter@9elements.com>2019-05-06 17:50:57 +0200
committerPatrick Rudolph <siro@das-labor.org>2019-05-15 17:21:39 +0000
commit9a8c5e7ac0f559898c4d5fcb99a51e4dc472f51f (patch)
tree264df24c777ff3628afa9ac9659727193b5b919a /util/inteltool/pcie.c
parentdf85bf79189a0a1a682f5731f2c332acfa28055c (diff)
downloadcoreboot-9a8c5e7ac0f559898c4d5fcb99a51e4dc472f51f.tar.gz
coreboot-9a8c5e7ac0f559898c4d5fcb99a51e4dc472f51f.tar.bz2
coreboot-9a8c5e7ac0f559898c4d5fcb99a51e4dc472f51f.zip
util/inteltool: Add Kabylake E3-1200 Support
Change-Id: I5c55102d7ce15dbb708e9433500ebd1ed53179ad Signed-off-by: Christian Walter <christian.walter@9elements.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/32619 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Patrick Rudolph <siro@das-labor.org>
Diffstat (limited to 'util/inteltool/pcie.c')
-rw-r--r--util/inteltool/pcie.c3
1 files changed, 3 insertions, 0 deletions
diff --git a/util/inteltool/pcie.c b/util/inteltool/pcie.c
index 5b35dbdde91d..33644ab9dbef 100644
--- a/util/inteltool/pcie.c
+++ b/util/inteltool/pcie.c
@@ -270,6 +270,7 @@ int print_epbar(struct pci_dev *nb)
case PCI_DEVICE_ID_INTEL_CORE_7TH_GEN_U:
case PCI_DEVICE_ID_INTEL_CORE_7TH_GEN_Y:
case PCI_DEVICE_ID_INTEL_CORE_7TH_GEN_U_Q:
+ case PCI_DEVICE_ID_INTEL_CORE_7TH_GEN_E3:
epbar_phys = pci_read_long(nb, 0x40) & 0xfffffffe;
epbar_phys |= ((uint64_t)pci_read_long(nb, 0x44)) << 32;
break;
@@ -395,6 +396,7 @@ int print_dmibar(struct pci_dev *nb)
case PCI_DEVICE_ID_INTEL_CORE_7TH_GEN_U:
case PCI_DEVICE_ID_INTEL_CORE_7TH_GEN_Y:
case PCI_DEVICE_ID_INTEL_CORE_7TH_GEN_U_Q:
+ case PCI_DEVICE_ID_INTEL_CORE_7TH_GEN_E3:
dmi_registers = skylake_dmi_registers;
size = ARRAY_SIZE(skylake_dmi_registers);
dmibar_phys = pci_read_long(nb, 0x68);
@@ -504,6 +506,7 @@ int print_pciexbar(struct pci_dev *nb)
case PCI_DEVICE_ID_INTEL_CORE_7TH_GEN_U:
case PCI_DEVICE_ID_INTEL_CORE_7TH_GEN_Y:
case PCI_DEVICE_ID_INTEL_CORE_7TH_GEN_U_Q:
+ case PCI_DEVICE_ID_INTEL_CORE_7TH_GEN_E3:
pciexbar_reg = pci_read_long(nb, 0x60);
pciexbar_reg |= ((uint64_t)pci_read_long(nb, 0x64)) << 32;
break;