summaryrefslogtreecommitdiffstats
path: root/util/inteltool/powermgt.c
diff options
context:
space:
mode:
authorNico Huber <nico.huber@secunet.com>2012-09-24 10:58:41 +0200
committerPeter Stuge <peter@stuge.se>2012-10-27 02:54:23 +0200
commitaa5eae629f40f4337f68b516f67c5c783ab65495 (patch)
tree95c1d201de7a8cb37fd6411b0efdf63e91db35ee /util/inteltool/powermgt.c
parent1f6bd94fa8e683f83887f6847295d45a4d4f3731 (diff)
downloadcoreboot-aa5eae629f40f4337f68b516f67c5c783ab65495.tar.gz
coreboot-aa5eae629f40f4337f68b516f67c5c783ab65495.tar.bz2
coreboot-aa5eae629f40f4337f68b516f67c5c783ab65495.zip
inteltool: Add output of 64bit registers in PMBASE
Output values of 64bit registers and fix settings for GPE0_EN for ICH9/10. Change-Id: I8ca6b32500331707670972b38466345f581844cd Signed-off-by: Nico Huber <nico.huber@secunet.com> Reviewed-on: http://review.coreboot.org/1625 Tested-by: build bot (Jenkins) Reviewed-by: Stefan Reinauer <stefan.reinauer@coreboot.org> Reviewed-by: Peter Stuge <peter@stuge.se>
Diffstat (limited to 'util/inteltool/powermgt.c')
-rw-r--r--util/inteltool/powermgt.c12
1 files changed, 10 insertions, 2 deletions
diff --git a/util/inteltool/powermgt.c b/util/inteltool/powermgt.c
index 4974738b2854..71dfc49af22b 100644
--- a/util/inteltool/powermgt.c
+++ b/util/inteltool/powermgt.c
@@ -41,7 +41,7 @@ static const io_register_t ich10_pm_registers[] = {
{ 0x1a, 2, "RESERVED" },
{ 0x1c, 4, "RESERVED" },
{ 0x20, 8, "GPE0_STS" }, // General Purpose Event 0 Status; ACPI pointer: GPE0_BLK
- { 0x2C, 4, "GPE0_EN" }, // General Purpose Event 0 Enables; ACPI pointer: GPE0_BLK+8
+ { 0x28, 8, "GPE0_EN" }, // General Purpose Event 0 Enables; ACPI pointer: GPE0_BLK+8
{ 0x30, 4, "SMI_EN" },
{ 0x34, 4, "SMI_STS" },
{ 0x38, 2, "ALT_GP_SMI_EN" },
@@ -102,7 +102,7 @@ static const io_register_t ich9_pm_registers[] = {
{ 0x1a, 2, "RESERVED" },
{ 0x1c, 4, "RESERVED" },
{ 0x20, 8, "GPE0_STS" }, // General Purpose Event 0 Status; ACPI pointer: GPE0_BLK
- { 0x2C, 4, "GPE0_EN" }, // General Purpose Event 0 Enables; ACPI pointer: GPE0_BLK+8
+ { 0x28, 8, "GPE0_EN" }, // General Purpose Event 0 Enables; ACPI pointer: GPE0_BLK+8
{ 0x30, 4, "SMI_EN" },
{ 0x34, 4, "SMI_STS" },
{ 0x38, 2, "ALT_GP_SMI_EN" },
@@ -689,6 +689,14 @@ int print_pmbase(struct pci_dev *sb, struct pci_access *pacc)
for (i = 0; i < size; i++) {
switch (pm_registers[i].size) {
+ case 8:
+ printf("pmbase+0x%04x: 0x%08x (%s)\n"
+ " 0x%08x\n",
+ pm_registers[i].addr,
+ inl(pmbase+pm_registers[i].addr),
+ pm_registers[i].name,
+ inl(pmbase+pm_registers[i].addr+4));
+ break;
case 4:
printf("pmbase+0x%04x: 0x%08x (%s)\n",
pm_registers[i].addr,