summaryrefslogtreecommitdiffstats
path: root/util
diff options
context:
space:
mode:
authorPatrick Georgi <pgeorgi@google.com>2020-01-30 12:58:08 +0100
committerFelix Held <felix-coreboot@felixheld.de>2020-01-30 13:47:49 +0000
commit220c2092ae12935a101746a8e42f48dae5ecf0cc (patch)
treec60ec682b32f3a41d969886c7f6f7c0e91724404 /util
parent34ca460af3237c8eb7699e2336b346a2da9718fe (diff)
downloadcoreboot-220c2092ae12935a101746a8e42f48dae5ecf0cc.tar.gz
coreboot-220c2092ae12935a101746a8e42f48dae5ecf0cc.tar.bz2
coreboot-220c2092ae12935a101746a8e42f48dae5ecf0cc.zip
util/*: more typo fixes
Found by: util/lint/checkpatch.pl --types TYPO_SPELLING --fix-inplace --strict --terse -f $(find util -name '*.[ch]') Change-Id: I059071fd3a2edb41c72fc57fccbb520bd2ebb757 Signed-off-by: Patrick Georgi <pgeorgi@google.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/38651 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: HAOUAS Elyes <ehaouas@noos.fr>
Diffstat (limited to 'util')
-rw-r--r--util/cbfstool/elf.h6
-rw-r--r--util/cbfstool/flashmap/fmap.h2
-rw-r--r--util/cbmem/cbmem.c2
-rw-r--r--util/marvell/doimage_mv/doimage.c2
-rw-r--r--util/nvramtool/accessors/layout-text.c2
-rw-r--r--util/nvramtool/cbfs.h2
-rw-r--r--util/pgtblgen/pgtblgen.c2
-rw-r--r--util/superiotool/ite.c4
8 files changed, 11 insertions, 11 deletions
diff --git a/util/cbfstool/elf.h b/util/cbfstool/elf.h
index 43fd7f33ebb4..11cee4f6f816 100644
--- a/util/cbfstool/elf.h
+++ b/util/cbfstool/elf.h
@@ -318,7 +318,7 @@ typedef struct
#define SHT_FINI_ARRAY 15 /* Array of destructors */
#define SHT_PREINIT_ARRAY 16 /* Array of pre-constructors */
#define SHT_GROUP 17 /* Section group */
-#define SHT_SYMTAB_SHNDX 18 /* Extended section indeces */
+#define SHT_SYMTAB_SHNDX 18 /* Extended section indices */
#define SHT_NUM 19 /* Number of defined types. */
#define SHT_LOOS 0x60000000 /* Start OS-specific. */
#define SHT_GNU_HASH 0x6ffffff6 /* GNU-style hash table. */
@@ -1697,9 +1697,9 @@ typedef Elf32_Addr Elf32_Conflict;
#define EFA_PARISC_1_1 0x0210 /* PA-RISC 1.1 big-endian. */
#define EFA_PARISC_2_0 0x0214 /* PA-RISC 2.0 big-endian. */
-/* Additional section indeces. */
+/* Additional section indices. */
-#define SHN_PARISC_ANSI_COMMON 0xff00 /* Section for tenatively declared
+#define SHN_PARISC_ANSI_COMMON 0xff00 /* Section for tentatively declared
symbols in ANSI C. */
#define SHN_PARISC_HUGE_COMMON 0xff01 /* Common blocks in huge model. */
diff --git a/util/cbfstool/flashmap/fmap.h b/util/cbfstool/flashmap/fmap.h
index e36001132858..7f147ce3e98a 100644
--- a/util/cbfstool/flashmap/fmap.h
+++ b/util/cbfstool/flashmap/fmap.h
@@ -91,7 +91,7 @@ extern long int fmap_find(const uint8_t *image, unsigned int len);
*
* @map: raw map data
*
- * returns 0 to indiciate success
+ * returns 0 to indicate success
* returns <0 to indicate failure
*/
extern int fmap_print(const struct fmap *map);
diff --git a/util/cbmem/cbmem.c b/util/cbmem/cbmem.c
index ca6a2f4a4812..f8da7daa7e80 100644
--- a/util/cbmem/cbmem.c
+++ b/util/cbmem/cbmem.c
@@ -258,7 +258,7 @@ static int find_cbmem_entry(uint32_t id, uint64_t *addr, size_t *size)
* passed in memory offset. Could be called recursively in case a forwarding
* entry is found.
*
- * Returns pointer to a memory buffer containg the timestamp table or zero if
+ * Returns pointer to a memory buffer containing the timestamp table or zero if
* none found.
*/
diff --git a/util/marvell/doimage_mv/doimage.c b/util/marvell/doimage_mv/doimage.c
index 18675aa56d06..5ead1f8950f3 100644
--- a/util/marvell/doimage_mv/doimage.c
+++ b/util/marvell/doimage_mv/doimage.c
@@ -589,7 +589,7 @@ int build_headers(USER_OPTIONS *opt, char *buf_in)
For NAND it should be aligned to 512 bytes boundary
(for ECC)
The image immediately follows the header block,
- so if the source addess is undefined, it should be
+ so if the source address is undefined, it should be
derived from the header size.
The headers size is always alighed to 4 byte
boundary */
diff --git a/util/nvramtool/accessors/layout-text.c b/util/nvramtool/accessors/layout-text.c
index 9567b7f53deb..7bcfb93d91c3 100644
--- a/util/nvramtool/accessors/layout-text.c
+++ b/util/nvramtool/accessors/layout-text.c
@@ -536,7 +536,7 @@ static int process_enum(FILE * f, int skip_add)
/****************************************************************************
* process_checksum_info
*
- * Get line conatining CMOS checksum information.
+ * Get line containing CMOS checksum information.
****************************************************************************/
static void process_checksum_info(FILE * f)
{
diff --git a/util/nvramtool/cbfs.h b/util/nvramtool/cbfs.h
index b384ae9eacbc..47c9ad8d3d41 100644
--- a/util/nvramtool/cbfs.h
+++ b/util/nvramtool/cbfs.h
@@ -53,7 +53,7 @@ typedef uint16_t u16;
typedef uint8_t u8;
/** These are standard values for the known compression
- alogrithms that coreboot knows about for stages and
+ algorithms that coreboot knows about for stages and
payloads. Of course, other CBFS users can use whatever
values they want, as long as they understand them. */
diff --git a/util/pgtblgen/pgtblgen.c b/util/pgtblgen/pgtblgen.c
index 3a41a907933c..234fd72a0ee8 100644
--- a/util/pgtblgen/pgtblgen.c
+++ b/util/pgtblgen/pgtblgen.c
@@ -26,7 +26,7 @@
static void usage(char *argv[])
{
printf("usage: %s -b <addr> -a <arch> -o <file>\n", argv[0]);
- printf(" -a\t architecure. Supported: x86_64\n");
+ printf(" -a\t architecture. Supported: x86_64\n");
printf(" -b\t base address\n");
printf(" -o\t the file to write to\n");
printf(" -h\t show this help text\n");
diff --git a/util/superiotool/ite.c b/util/superiotool/ite.c
index 4e82845b39cd..81ab024d5966 100644
--- a/util/superiotool/ite.c
+++ b/util/superiotool/ite.c
@@ -99,7 +99,7 @@ static const struct superio_registers reg_table[] = {
{NOLDN, "Chip Version",
{0x22,EOT},
{0x21,EOT}},
- {NOLDN, "Super I/O Control Reigster (SIOCTRL)",
+ {NOLDN, "Super I/O Control Register (SIOCTRL)",
{0x23,EOT},
{0x01,EOT}},
{NOLDN, "Super I/O Configuration Register (SIOIRQ)",
@@ -227,7 +227,7 @@ static const struct superio_registers reg_table[] = {
{NOLDN, "Chip Version",
{0x22,EOT},
{0x63,EOT}},
- {NOLDN, "Super I/O Control Reigster (SIOCTRL)",
+ {NOLDN, "Super I/O Control Register (SIOCTRL)",
{0x23,EOT},
{0x01,EOT}},
{NOLDN, "Super I/O Configuration Register (SIOIRQ)",