summaryrefslogtreecommitdiffstats
path: root/util
diff options
context:
space:
mode:
authorDtrain Hsu <dtrain_hsu@compal.corp-partner.google.com>2021-05-21 11:42:19 +0800
committerPatrick Georgi <pgeorgi@google.com>2021-05-22 05:42:45 +0000
commitc8b22418aa9efe392267c979f000526e063676e6 (patch)
treebcf20d2290be93ffbd45bf325cae67894de22e64 /util
parent83faea00f5fc5fd518f83e1d7716de2f0f9aeef7 (diff)
downloadcoreboot-c8b22418aa9efe392267c979f000526e063676e6.tar.gz
coreboot-c8b22418aa9efe392267c979f000526e063676e6.tar.bz2
coreboot-c8b22418aa9efe392267c979f000526e063676e6.zip
util/spd_tools/lp4x: Add new memory part to to global memory definition
This new definition is for MT53E512M32D1NP-046 WT:B used on Cret. BUG=b:183057749 TEST=Generate SPDs Signed-off-by: Dtrain Hsu <dtrain_hsu@compal.corp-partner.google.com> Change-Id: Ica5df61d96d2c4cbe62a560a53bd3bd08eb121f9 Reviewed-on: https://review.coreboot.org/c/coreboot/+/54746 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Furquan Shaikh <furquan@google.com>
Diffstat (limited to 'util')
-rw-r--r--util/spd_tools/lp4x/global_lp4x_mem_parts.json.txt12
1 files changed, 12 insertions, 0 deletions
diff --git a/util/spd_tools/lp4x/global_lp4x_mem_parts.json.txt b/util/spd_tools/lp4x/global_lp4x_mem_parts.json.txt
index 3e6eb8bd49c9..d03206452b82 100644
--- a/util/spd_tools/lp4x/global_lp4x_mem_parts.json.txt
+++ b/util/spd_tools/lp4x/global_lp4x_mem_parts.json.txt
@@ -279,6 +279,18 @@
"ranksPerChannel": 2,
"speedMbps": 4267
}
+ },
+ {
+ "name": "MT53E512M32D1NP-046 WT:B",
+ "attribs": {
+ "densityPerChannelGb": 8,
+ "banks": 8,
+ "channelsPerDie": 2,
+ "diesPerPackage": 1,
+ "bitWidthPerChannel": 16,
+ "ranksPerChannel": 1,
+ "speedMbps": 4267
+ }
}
]
}