summaryrefslogtreecommitdiffstats
path: root/src/mainboard/hp/8470p/devicetree.cb
diff options
context:
space:
mode:
Diffstat (limited to 'src/mainboard/hp/8470p/devicetree.cb')
-rw-r--r--src/mainboard/hp/8470p/devicetree.cb95
1 files changed, 28 insertions, 67 deletions
diff --git a/src/mainboard/hp/8470p/devicetree.cb b/src/mainboard/hp/8470p/devicetree.cb
index 3725b08f662a..afb254f4d656 100644
--- a/src/mainboard/hp/8470p/devicetree.cb
+++ b/src/mainboard/hp/8470p/devicetree.cb
@@ -43,14 +43,11 @@ chip northbridge/intel/sandybridge
end
end
device domain 0x0 on
- device pci 00.0 on # Host bridge
- subsystemid 0x103c 0x179b
- end
- device pci 01.0 on # PCIe Bridge for discrete graphics
- end
- device pci 02.0 on # Internal graphics VGA controller
- subsystemid 0x103c 0x179b
- end
+ subsystemid 0x103c 0x179b inherit
+
+ device pci 00.0 on end # Host bridge
+ device pci 01.0 on end # PCIe Bridge for discrete graphics
+ device pci 02.0 on end # Internal graphics VGA controller
chip southbridge/intel/bd82x6x # Intel Series 6 Cougar Point PCH
register "c2_latency" = "0x0065"
@@ -69,59 +66,28 @@ chip northbridge/intel/sandybridge
register "superspeed_capable_ports" = "0x0000000f"
register "xhci_overcurrent_mapping" = "0x00000c03"
register "xhci_switchable_ports" = "0x0000000f"
-
register "spi_uvscc" = "0x2005"
register "spi_lvscc" = "0"
- device pci 14.0 on # USB 3.0 Controller
- subsystemid 0x103c 0x179b
- end
- device pci 16.0 on # Management Engine Interface 1
- subsystemid 0x103c 0x179b
- end
- device pci 16.1 off # Management Engine Interface 2
- end
- device pci 16.2 off # Management Engine IDE-R
- end
- device pci 16.3 on # Management Engine KT
- subsystemid 0x103c 0x179b
- end
- device pci 19.0 on # Intel Gigabit Ethernet
- subsystemid 0x103c 0x179b
- end
- device pci 1a.0 on # USB2 EHCI #2
- subsystemid 0x103c 0x179b
- end
- device pci 1b.0 on # High Definition Audio Audio controller
- subsystemid 0x103c 0x179b
- end
- device pci 1c.0 on # PCIe Port #1
- subsystemid 0x103c 0x179b
- end
- device pci 1c.1 on # PCIe Port #2, ExpressCard
- subsystemid 0x103c 0x179b
- end
- device pci 1c.2 on # PCIe Port #3, SD/MMC
- subsystemid 0x103c 0x179b
- end
- device pci 1c.3 on # PCIe Port #4, WLAN
- subsystemid 0x103c 0x179b
- end
- device pci 1c.4 off # PCIe Port #5
- end
- device pci 1c.5 off # PCIe Port #6
- end
- device pci 1c.6 off # PCIe Port #7
- end
- device pci 1c.7 off # PCIe Port #8
- end
- device pci 1d.0 on # USB2 EHCI #1
- subsystemid 0x103c 0x179b
- end
- device pci 1e.0 off # PCI bridge
- end
- device pci 1f.0 on # LPC bridge PCI-LPC bridge
- subsystemid 0x103c 0x179b
+ device pci 14.0 on end # USB 3.0 Controller
+ device pci 16.0 on end # Management Engine Interface 1
+ device pci 16.1 off end # Management Engine Interface 2
+ device pci 16.2 off end # Management Engine IDE-R
+ device pci 16.3 on end # Management Engine KT
+ device pci 19.0 on end # Intel Gigabit Ethernet
+ device pci 1a.0 on end # USB2 EHCI #2
+ device pci 1b.0 on end # High Definition Audio Audio controller
+ device pci 1c.0 on end # PCIe Port #1
+ device pci 1c.1 on end # PCIe Port #2, ExpressCard
+ device pci 1c.2 on end # PCIe Port #3, SD/MMC
+ device pci 1c.3 on end # PCIe Port #4, WLAN
+ device pci 1c.4 off end # PCIe Port #5
+ device pci 1c.5 off end # PCIe Port #6
+ device pci 1c.6 off end # PCIe Port #7
+ device pci 1c.7 off end # PCIe Port #8
+ device pci 1d.0 on end # USB2 EHCI #1
+ device pci 1e.0 off end # PCI bridge
+ device pci 1f.0 on # LPC bridge PCI-LPC bridge
chip ec/hp/kbc1126
register "ec_data_port" = "0x62"
register "ec_cmd_port" = "0x66"
@@ -142,15 +108,10 @@ chip northbridge/intel/sandybridge
end
end #chip superio/smsc/lpc47n217
end
- device pci 1f.2 on # SATA Controller 1
- subsystemid 0x103c 0x179b
- end
- device pci 1f.3 off # SMBus
- end
- device pci 1f.5 off # SATA Controller 2
- end
- device pci 1f.6 off # Thermal
- end
+ device pci 1f.2 on end # SATA Controller 1
+ device pci 1f.3 off end # SMBus
+ device pci 1f.5 off end # SATA Controller 2
+ device pci 1f.6 off end # Thermal
end
end
end