summaryrefslogtreecommitdiffstats
path: root/src/mainboard/purism/librem_skl
diff options
context:
space:
mode:
Diffstat (limited to 'src/mainboard/purism/librem_skl')
-rw-r--r--src/mainboard/purism/librem_skl/Kconfig3
-rw-r--r--src/mainboard/purism/librem_skl/devicetree.cb1
2 files changed, 3 insertions, 1 deletions
diff --git a/src/mainboard/purism/librem_skl/Kconfig b/src/mainboard/purism/librem_skl/Kconfig
index 4c6f6a8ade22..e20a00271665 100644
--- a/src/mainboard/purism/librem_skl/Kconfig
+++ b/src/mainboard/purism/librem_skl/Kconfig
@@ -18,6 +18,9 @@ config BOARD_PURISM_BASEBOARD_LIBREM_SKL
if BOARD_PURISM_BASEBOARD_LIBREM_SKL
+config DISABLE_HECI1_AT_PRE_BOOT
+ default y
+
config VARIANT_DIR
default "librem13" if BOARD_PURISM_LIBREM13_V2 || BOARD_PURISM_LIBREM13_V4
default "librem15" if BOARD_PURISM_LIBREM15_V3 || BOARD_PURISM_LIBREM15_V4
diff --git a/src/mainboard/purism/librem_skl/devicetree.cb b/src/mainboard/purism/librem_skl/devicetree.cb
index dfa894b3d45d..ef898b2a19c5 100644
--- a/src/mainboard/purism/librem_skl/devicetree.cb
+++ b/src/mainboard/purism/librem_skl/devicetree.cb
@@ -52,7 +52,6 @@ chip soc/intel/skylake
register "SsicPortEnable" = "0"
register "ScsEmmcHs400Enabled" = "0"
register "SkipExtGfxScan" = "1"
- register "HeciEnabled" = "0"
register "SaGv" = "SaGv_Enabled"
register "PmConfigSlpS3MinAssert" = "2" # 50ms
register "PmConfigSlpS4MinAssert" = "1" # 1s