summaryrefslogtreecommitdiffstats
path: root/src/mainboard/tyan/s4880/romstage.c
diff options
context:
space:
mode:
Diffstat (limited to 'src/mainboard/tyan/s4880/romstage.c')
-rw-r--r--src/mainboard/tyan/s4880/romstage.c2
1 files changed, 1 insertions, 1 deletions
diff --git a/src/mainboard/tyan/s4880/romstage.c b/src/mainboard/tyan/s4880/romstage.c
index 9348f39bd76c..c6976706e1a6 100644
--- a/src/mainboard/tyan/s4880/romstage.c
+++ b/src/mainboard/tyan/s4880/romstage.c
@@ -145,7 +145,7 @@ void cache_as_ram_main(unsigned long bist, unsigned long cpu_init_detectedx)
needs_reset = setup_coherent_ht_domain();
-#if CONFIG_LOGICAL_CPUS==1
+#if CONFIG_LOGICAL_CPUS
// It is said that we should start core1 after all core0 launched
start_other_cores();
#endif