summaryrefslogtreecommitdiffstats
path: root/src/soc/intel/broadwell/memmap.c
diff options
context:
space:
mode:
Diffstat (limited to 'src/soc/intel/broadwell/memmap.c')
-rw-r--r--src/soc/intel/broadwell/memmap.c17
1 files changed, 16 insertions, 1 deletions
diff --git a/src/soc/intel/broadwell/memmap.c b/src/soc/intel/broadwell/memmap.c
index 836fda8b5d7f..7c53fa646807 100644
--- a/src/soc/intel/broadwell/memmap.c
+++ b/src/soc/intel/broadwell/memmap.c
@@ -15,11 +15,14 @@
#define __SIMPLE_DEVICE__
-#include <device/pci_ops.h>
#include <cbmem.h>
#include <device/pci.h>
+#include <device/pci_ops.h>
#include <soc/pci_devs.h>
#include <soc/systemagent.h>
+#include <soc/smm.h>
+#include <stage_cache.h>
+#include <stdint.h>
static uintptr_t dpr_region_start(void)
{
@@ -42,3 +45,15 @@ void *cbmem_top(void)
{
return (void *) dpr_region_start();
}
+
+void stage_cache_external_region(void **base, size_t *size)
+{
+ /* The ramstage cache lives in the TSEG region.
+ * The top of RAM is defined to be the TSEG base address. */
+ u32 offset = smm_region_size();
+ offset -= CONFIG_IED_REGION_SIZE;
+ offset -= CONFIG_SMM_RESERVED_SIZE;
+
+ *base = (void *)(cbmem_top() + offset);
+ *size = CONFIG_SMM_RESERVED_SIZE;
+}