summaryrefslogtreecommitdiffstats
path: root/src/vendorcode/amd/agesa/Proc/GNB/Modules/GnbPcieInitLibV1/PciePortServices.c
diff options
context:
space:
mode:
Diffstat (limited to 'src/vendorcode/amd/agesa/Proc/GNB/Modules/GnbPcieInitLibV1/PciePortServices.c')
-rw-r--r--src/vendorcode/amd/agesa/Proc/GNB/Modules/GnbPcieInitLibV1/PciePortServices.c6
1 files changed, 3 insertions, 3 deletions
diff --git a/src/vendorcode/amd/agesa/Proc/GNB/Modules/GnbPcieInitLibV1/PciePortServices.c b/src/vendorcode/amd/agesa/Proc/GNB/Modules/GnbPcieInitLibV1/PciePortServices.c
index 31d5f5a0db5f..b2c490f122d3 100644
--- a/src/vendorcode/amd/agesa/Proc/GNB/Modules/GnbPcieInitLibV1/PciePortServices.c
+++ b/src/vendorcode/amd/agesa/Proc/GNB/Modules/GnbPcieInitLibV1/PciePortServices.c
@@ -144,9 +144,9 @@ PcieLinkInitHotplug (
);
PcieRegisterWriteField (
PcieEngineGetParentWrapper (Engine),
- CORE_SPACE (Engine->Type.Port.CoreId, D0F0xE4_CORE_0010_ADDRESS),
- D0F0xE4_CORE_0010_LcHotPlugDelSel_OFFSET,
- D0F0xE4_CORE_0010_LcHotPlugDelSel_WIDTH,
+ CORE_SPACE (Engine->Type.Port.CoreId, 0x10),
+ 1,
+ 3,
0x5,
TRUE,
Pcie