diff options
Diffstat (limited to 'src')
255 files changed, 0 insertions, 273 deletions
diff --git a/src/arch/arm/armv7/exception_asm.S b/src/arch/arm/armv7/exception_asm.S index 1f369bcc05ea..f54cd85f9f38 100644 --- a/src/arch/arm/armv7/exception_asm.S +++ b/src/arch/arm/armv7/exception_asm.S @@ -104,4 +104,3 @@ exception_handler: set_vbar: mcr p15, 0, r0, c12, c0, 0 bx lr - diff --git a/src/arch/arm/armv7/timestamp.c b/src/arch/arm/armv7/timestamp.c index 76e664a18378..1b3138f9a8b7 100644 --- a/src/arch/arm/armv7/timestamp.c +++ b/src/arch/arm/armv7/timestamp.c @@ -26,4 +26,3 @@ uint64_t timestamp_get(void) timer_monotonic_get(×tamp); return (uint64_t)timestamp.microseconds; } - diff --git a/src/arch/arm/cpu.c b/src/arch/arm/cpu.c index e02fed30a275..240d924b75f0 100644 --- a/src/arch/arm/cpu.c +++ b/src/arch/arm/cpu.c @@ -44,4 +44,3 @@ struct cpu_info *cpu_info(void) addr -= sizeof(struct cpu_info); return (void *)addr; } - diff --git a/src/arch/arm64/include/clocks.h b/src/arch/arm64/include/clocks.h index 64e6d0df294d..96cdd06adc8c 100644 --- a/src/arch/arm64/include/clocks.h +++ b/src/arch/arm64/include/clocks.h @@ -40,4 +40,3 @@ enum { CLK_216M = 216000000, CLK_300M = 300000000, }; - diff --git a/src/arch/arm64/timestamp.c b/src/arch/arm64/timestamp.c index cfadf1d7f25f..2962c7fe9b4e 100644 --- a/src/arch/arm64/timestamp.c +++ b/src/arch/arm64/timestamp.c @@ -26,4 +26,3 @@ uint64_t timestamp_get(void) timer_monotonic_get(×tamp); return (uint64_t)timestamp.microseconds; } - diff --git a/src/arch/mips/ashldi3.c b/src/arch/mips/ashldi3.c index 18af6b32e788..de9f7382526d 100644 --- a/src/arch/mips/ashldi3.c +++ b/src/arch/mips/ashldi3.c @@ -57,4 +57,3 @@ long long __ashldi3(long long u, word_type b) return w.ll; } - diff --git a/src/arch/riscv/include/arch/cpu.h b/src/arch/riscv/include/arch/cpu.h index 5da91e92f43f..d8fd751e3d6f 100644 --- a/src/arch/riscv/include/arch/cpu.h +++ b/src/arch/riscv/include/arch/cpu.h @@ -50,4 +50,3 @@ struct cpuinfo_riscv { struct cpu_info *cpu_info(void); #endif /* __ARCH_CPU_H__ */ - diff --git a/src/arch/riscv/include/arch/header.ld b/src/arch/riscv/include/arch/header.ld index ee4ca427f078..92dec4f1caef 100644 --- a/src/arch/riscv/include/arch/header.ld +++ b/src/arch/riscv/include/arch/header.ld @@ -30,4 +30,3 @@ ENTRY(_start) #else ENTRY(stage_entry) #endif - diff --git a/src/arch/riscv/include/arch/hlt.h b/src/arch/riscv/include/arch/hlt.h index 12099a9b9b8f..d00302f4df28 100644 --- a/src/arch/riscv/include/arch/hlt.h +++ b/src/arch/riscv/include/arch/hlt.h @@ -2,5 +2,3 @@ static inline __attribute__((always_inline)) void hlt(void) { while(1); } - - diff --git a/src/arch/riscv/include/arch/memlayout.h b/src/arch/riscv/include/arch/memlayout.h index 3a9b46507ce9..afe72ec7751c 100644 --- a/src/arch/riscv/include/arch/memlayout.h +++ b/src/arch/riscv/include/arch/memlayout.h @@ -28,4 +28,3 @@ /* TODO: Need to add DMA_COHERENT region like on ARM? */ #endif /* __ARCH_MEMLAYOUT_H */ - diff --git a/src/arch/riscv/prologue.inc b/src/arch/riscv/prologue.inc index 995ec4631b1c..517a2854c76b 100644 --- a/src/arch/riscv/prologue.inc +++ b/src/arch/riscv/prologue.inc @@ -19,4 +19,3 @@ .section ".rom.data", "a", @progbits .section ".rom.text", "ax", @progbits - diff --git a/src/arch/x86/boot/wakeup.S b/src/arch/x86/boot/wakeup.S index 3fe521ccba91..a614b55f03e2 100644 --- a/src/arch/x86/boot/wakeup.S +++ b/src/arch/x86/boot/wakeup.S @@ -92,4 +92,3 @@ __wakeup_segment = RELOCATED(.) .globl __wakeup_size __wakeup_size: .long . - __wakeup - diff --git a/src/arch/x86/init/crt0_romcc_epilogue.inc b/src/arch/x86/init/crt0_romcc_epilogue.inc index 791ab8e36adf..ff93adbc70b8 100644 --- a/src/arch/x86/init/crt0_romcc_epilogue.inc +++ b/src/arch/x86/init/crt0_romcc_epilogue.inc @@ -19,4 +19,3 @@ __main: post_code(POST_DEAD_CODE) hlt jmp .Lhlt - diff --git a/src/arch/x86/init/prologue.inc b/src/arch/x86/init/prologue.inc index e6645bad2158..e0100b5127f2 100644 --- a/src/arch/x86/init/prologue.inc +++ b/src/arch/x86/init/prologue.inc @@ -21,4 +21,3 @@ .section ".rom.data", "a", @progbits .section ".rom.text", "ax", @progbits - diff --git a/src/arch/x86/lib/timestamp.c b/src/arch/x86/lib/timestamp.c index ae5336c6b721..9df505a57069 100644 --- a/src/arch/x86/lib/timestamp.c +++ b/src/arch/x86/lib/timestamp.c @@ -24,4 +24,3 @@ uint64_t timestamp_get(void) { return rdtscll(); } - diff --git a/src/cpu/amd/model_fxx/microcode_rev_c.h b/src/cpu/amd/model_fxx/microcode_rev_c.h index 980572439f1f..5385ea7e6619 100644 --- a/src/cpu/amd/model_fxx/microcode_rev_c.h +++ b/src/cpu/amd/model_fxx/microcode_rev_c.h @@ -145,5 +145,3 @@ 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, - - diff --git a/src/cpu/amd/model_fxx/microcode_rev_d.h b/src/cpu/amd/model_fxx/microcode_rev_d.h index 61a510c2b28f..aee12e20f15f 100644 --- a/src/cpu/amd/model_fxx/microcode_rev_d.h +++ b/src/cpu/amd/model_fxx/microcode_rev_d.h @@ -144,5 +144,3 @@ 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, - - diff --git a/src/cpu/amd/model_fxx/microcode_rev_e.h b/src/cpu/amd/model_fxx/microcode_rev_e.h index 7cdeed0016d8..568a936d94fb 100644 --- a/src/cpu/amd/model_fxx/microcode_rev_e.h +++ b/src/cpu/amd/model_fxx/microcode_rev_e.h @@ -145,5 +145,3 @@ 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, - - diff --git a/src/cpu/amd/pi/00630F01/acpi/cpu.asl b/src/cpu/amd/pi/00630F01/acpi/cpu.asl index 9eb545737796..ed1c975398d5 100644 --- a/src/cpu/amd/pi/00630F01/acpi/cpu.asl +++ b/src/cpu/amd/pi/00630F01/acpi/cpu.asl @@ -108,4 +108,3 @@ ) { } } /* End _PR scope */ - diff --git a/src/cpu/amd/pi/00730F01/acpi/cpu.asl b/src/cpu/amd/pi/00730F01/acpi/cpu.asl index 3b733ddeed7e..a3bf8f571824 100644 --- a/src/cpu/amd/pi/00730F01/acpi/cpu.asl +++ b/src/cpu/amd/pi/00730F01/acpi/cpu.asl @@ -80,4 +80,3 @@ ) { } } /* End _PR scope */ - diff --git a/src/cpu/amd/socket_939/Kconfig b/src/cpu/amd/socket_939/Kconfig index 6217072e7222..6a8c1bf73d45 100644 --- a/src/cpu/amd/socket_939/Kconfig +++ b/src/cpu/amd/socket_939/Kconfig @@ -2,4 +2,3 @@ config CPU_AMD_SOCKET_939 bool select CPU_AMD_MODEL_FXX select X86_AMD_FIXED_MTRRS - diff --git a/src/cpu/amd/socket_AM2/Kconfig b/src/cpu/amd/socket_AM2/Kconfig index 7da5a4d210db..b0ee3eaa5698 100644 --- a/src/cpu/amd/socket_AM2/Kconfig +++ b/src/cpu/amd/socket_AM2/Kconfig @@ -10,4 +10,3 @@ config CPU_SOCKET_TYPE hex default 0x11 depends on CPU_AMD_SOCKET_AM2 - diff --git a/src/cpu/amd/socket_F/Kconfig b/src/cpu/amd/socket_F/Kconfig index 6c2fafa5b55f..304aab8a92b2 100644 --- a/src/cpu/amd/socket_F/Kconfig +++ b/src/cpu/amd/socket_F/Kconfig @@ -9,4 +9,3 @@ config CPU_SOCKET_TYPE hex default 0x10 depends on CPU_AMD_SOCKET_F - diff --git a/src/cpu/intel/car/cache_as_ram.inc b/src/cpu/intel/car/cache_as_ram.inc index 7ada0dd267bc..1d8ea8d844c2 100644 --- a/src/cpu/intel/car/cache_as_ram.inc +++ b/src/cpu/intel/car/cache_as_ram.inc @@ -368,4 +368,3 @@ __main: post_code(POST_DEAD_CODE) hlt jmp .Lhlt - diff --git a/src/cpu/intel/car/cache_as_ram_ht.inc b/src/cpu/intel/car/cache_as_ram_ht.inc index 49c7746b9a19..29d71136000f 100644 --- a/src/cpu/intel/car/cache_as_ram_ht.inc +++ b/src/cpu/intel/car/cache_as_ram_ht.inc @@ -450,4 +450,3 @@ mtrr_table: .word 0x208, 0x209, 0x20A, 0x20B .word 0x20C, 0x20D, 0x20E, 0x20F mtrr_table_end: - diff --git a/src/cpu/intel/fit/Kconfig b/src/cpu/intel/fit/Kconfig index 9b5755682756..e48dca9f700d 100644 --- a/src/cpu/intel/fit/Kconfig +++ b/src/cpu/intel/fit/Kconfig @@ -9,4 +9,3 @@ config CPU_INTEL_NUM_FIT_ENTRIES depends on CPU_INTEL_FIRMWARE_INTERFACE_TABLE help This option selects the number of empty entries in the FIT table. - diff --git a/src/cpu/intel/haswell/cache_as_ram.inc b/src/cpu/intel/haswell/cache_as_ram.inc index 0266aa81eada..595b4df8b1f4 100644 --- a/src/cpu/intel/haswell/cache_as_ram.inc +++ b/src/cpu/intel/haswell/cache_as_ram.inc @@ -318,4 +318,3 @@ mtrr_table: .word 0x20C, 0x20D, 0x20E, 0x20F .word 0x210, 0x211, 0x212, 0x213 mtrr_table_end: - diff --git a/src/cpu/intel/model_2065x/cache_as_ram.inc b/src/cpu/intel/model_2065x/cache_as_ram.inc index ab291abea9da..62f816acfd42 100644 --- a/src/cpu/intel/model_2065x/cache_as_ram.inc +++ b/src/cpu/intel/model_2065x/cache_as_ram.inc @@ -293,4 +293,3 @@ mtrr_table: .word 0x26B, 0x26C, 0x26D .word 0x26E, 0x26F mtrr_table_end: - diff --git a/src/cpu/intel/model_206ax/cache_as_ram.inc b/src/cpu/intel/model_206ax/cache_as_ram.inc index f2754c52d07c..f54c691b9a54 100644 --- a/src/cpu/intel/model_206ax/cache_as_ram.inc +++ b/src/cpu/intel/model_206ax/cache_as_ram.inc @@ -332,4 +332,3 @@ mtrr_table: .word 0x20C, 0x20D, 0x20E, 0x20F .word 0x210, 0x211, 0x212, 0x213 mtrr_table_end: - diff --git a/src/cpu/intel/model_6ex/cache_as_ram.inc b/src/cpu/intel/model_6ex/cache_as_ram.inc index d58d1325c8eb..d7d932e81713 100644 --- a/src/cpu/intel/model_6ex/cache_as_ram.inc +++ b/src/cpu/intel/model_6ex/cache_as_ram.inc @@ -244,4 +244,3 @@ mtrr_table: .word 0x208, 0x209, 0x20A, 0x20B .word 0x20C, 0x20D, 0x20E, 0x20F mtrr_table_end: - diff --git a/src/cpu/intel/slot_2/Kconfig b/src/cpu/intel/slot_2/Kconfig index 18a5b276d297..436230b964aa 100644 --- a/src/cpu/intel/slot_2/Kconfig +++ b/src/cpu/intel/slot_2/Kconfig @@ -24,4 +24,3 @@ config DCACHE_RAM_SIZE hex default 0x01000 depends on CPU_INTEL_SLOT_2 - diff --git a/src/cpu/intel/socket_PGA370/Kconfig b/src/cpu/intel/socket_PGA370/Kconfig index 38230af5a0c3..9c3ba56f5603 100644 --- a/src/cpu/intel/socket_PGA370/Kconfig +++ b/src/cpu/intel/socket_PGA370/Kconfig @@ -39,4 +39,3 @@ config DCACHE_RAM_SIZE default 0x01000 endif - diff --git a/src/cpu/intel/socket_mPGA604/Kconfig b/src/cpu/intel/socket_mPGA604/Kconfig index 0d4d45f87288..d5d668a202de 100644 --- a/src/cpu/intel/socket_mPGA604/Kconfig +++ b/src/cpu/intel/socket_mPGA604/Kconfig @@ -29,4 +29,3 @@ config DCACHE_RAM_SIZE default 0x4000 endif # CPU_INTEL_SOCKET_MPGA604 - diff --git a/src/cpu/ti/am335x/memlayout.ld b/src/cpu/ti/am335x/memlayout.ld index 8a122bcfbb6e..7947fa25cec4 100644 --- a/src/cpu/ti/am335x/memlayout.ld +++ b/src/cpu/ti/am335x/memlayout.ld @@ -39,4 +39,3 @@ SECTIONS } #endif } - diff --git a/src/cpu/via/car/cache_as_ram.inc b/src/cpu/via/car/cache_as_ram.inc index 20b228ede43b..e8a4ee2d3a46 100644 --- a/src/cpu/via/car/cache_as_ram.inc +++ b/src/cpu/via/car/cache_as_ram.inc @@ -275,4 +275,3 @@ __main: post_code(POST_DEAD_CODE) hlt jmp .Lhlt - diff --git a/src/cpu/x86/16bit/entry16.inc b/src/cpu/x86/16bit/entry16.inc index c82edfd93698..4dad1e5a7b2c 100644 --- a/src/cpu/x86/16bit/entry16.inc +++ b/src/cpu/x86/16bit/entry16.inc @@ -138,4 +138,3 @@ nullidt: .globl _estart _estart: .code32 - diff --git a/src/cpu/x86/32bit/entry32.inc b/src/cpu/x86/32bit/entry32.inc index f74e1b87374e..b016f8eb160a 100644 --- a/src/cpu/x86/32bit/entry32.inc +++ b/src/cpu/x86/32bit/entry32.inc @@ -63,4 +63,3 @@ __protected_start: /* Restore the BIST value to %eax */ movl %ebp, %eax - diff --git a/src/cpu/x86/smm/smm_stub.S b/src/cpu/x86/smm/smm_stub.S index cd8d265ec29b..5fbec286a559 100644 --- a/src/cpu/x86/smm/smm_stub.S +++ b/src/cpu/x86/smm/smm_stub.S @@ -145,4 +145,3 @@ smm_trampoline32: /* Exit from SM mode. */ rsm - diff --git a/src/cpu/x86/smm/smmhandler.S b/src/cpu/x86/smm/smmhandler.S index 99040758ba51..7b70ce9585a5 100644 --- a/src/cpu/x86/smm/smmhandler.S +++ b/src/cpu/x86/smm/smmhandler.S @@ -207,4 +207,3 @@ jumptable: /* core 0 */ ljmp $0xa000, $SMM_HANDLER_OFFSET .align 1024, 0x00 - diff --git a/src/cpu/x86/sse_enable.inc b/src/cpu/x86/sse_enable.inc index 01fce74fe0c8..ef358ca568e4 100644 --- a/src/cpu/x86/sse_enable.inc +++ b/src/cpu/x86/sse_enable.inc @@ -27,4 +27,3 @@ /* Restore BIST. */ movl %ebp, %eax - diff --git a/src/device/oprom/x86emu/LICENSE b/src/device/oprom/x86emu/LICENSE index a3ede4a87d5d..f13d4188acfc 100644 --- a/src/device/oprom/x86emu/LICENSE +++ b/src/device/oprom/x86emu/LICENSE @@ -14,4 +14,3 @@ know. Your code will be removed to comply with your wishes. If you have any questions about this, please send email to x86emu@linuxlabs.com or KendallB@scitechsoft.com for clarification. - diff --git a/src/drivers/emulation/Kconfig b/src/drivers/emulation/Kconfig index 3da9f3820cc9..df8d4ff00106 100644 --- a/src/drivers/emulation/Kconfig +++ b/src/drivers/emulation/Kconfig @@ -1,2 +1 @@ source src/drivers/emulation/qemu/Kconfig - diff --git a/src/drivers/i2c/tpm/Kconfig b/src/drivers/i2c/tpm/Kconfig index 5b80079de8d9..f2b969f5bbc0 100644 --- a/src/drivers/i2c/tpm/Kconfig +++ b/src/drivers/i2c/tpm/Kconfig @@ -11,4 +11,3 @@ config DRIVER_TPM_I2C_ADDR hex "I2C TPM chip address" default 2 # FIXME, workaround for Kconfig BS depends on I2C_TPM - diff --git a/src/drivers/intel/fsp1_0/cache_as_ram.inc b/src/drivers/intel/fsp1_0/cache_as_ram.inc index 941da3bdf91a..cdbda54a8b13 100644 --- a/src/drivers/intel/fsp1_0/cache_as_ram.inc +++ b/src/drivers/intel/fsp1_0/cache_as_ram.inc @@ -174,4 +174,3 @@ CAR_init_params: CAR_init_stack: .long CAR_init_done .long CAR_init_params - diff --git a/src/drivers/intel/gma/int15.h b/src/drivers/intel/gma/int15.h index b5abc94fb904..db83f6a3cd02 100644 --- a/src/drivers/intel/gma/int15.h +++ b/src/drivers/intel/gma/int15.h @@ -32,4 +32,3 @@ void install_intel_vga_int15_handler(int active_lfp, int pfit, int display, int #else static inline void install_intel_vga_int15_handler(int active_lfp, int pfit, int display, int panel_type) {} #endif - diff --git a/src/drivers/trident/Kconfig b/src/drivers/trident/Kconfig index 691891deabd0..1dcd5f3382da 100644 --- a/src/drivers/trident/Kconfig +++ b/src/drivers/trident/Kconfig @@ -1,2 +1 @@ source src/drivers/trident/blade3d/Kconfig - diff --git a/src/drivers/xgi/common/vb_init.h b/src/drivers/xgi/common/vb_init.h index ef868488d141..cc4ede758fdc 100644 --- a/src/drivers/xgi/common/vb_init.h +++ b/src/drivers/xgi/common/vb_init.h @@ -22,4 +22,3 @@ extern unsigned char XGIInitNew(struct pci_dev *pdev); extern void XGIRegInit(struct vb_device_info *, unsigned long); #endif - diff --git a/src/drivers/xgi/common/vb_util.h b/src/drivers/xgi/common/vb_util.h index a0806a0525ba..77c986f2e68f 100644 --- a/src/drivers/xgi/common/vb_util.h +++ b/src/drivers/xgi/common/vb_util.h @@ -25,4 +25,3 @@ extern void xgifb_reg_or(unsigned long, u8, unsigned); extern void xgifb_reg_and(unsigned long, u8, unsigned); extern void xgifb_reg_and_or(unsigned long, u8, unsigned, unsigned); #endif - diff --git a/src/drivers/xgi/common/vgatypes.h b/src/drivers/xgi/common/vgatypes.h index 66cf8ea1341b..2019d54fbbdf 100644 --- a/src/drivers/xgi/common/vgatypes.h +++ b/src/drivers/xgi/common/vgatypes.h @@ -61,4 +61,3 @@ struct xgi_hw_device_info { /* Additional IOCTL for communication xgifb <> X driver */ /* If changing this, xgifb.h must also be changed (for xgifb) */ #endif - diff --git a/src/drivers/xgi/common/vstruct.h b/src/drivers/xgi/common/vstruct.h index 36d9aa2e8129..b4f0939c6bc8 100644 --- a/src/drivers/xgi/common/vstruct.h +++ b/src/drivers/xgi/common/vstruct.h @@ -548,4 +548,3 @@ struct SiS_Private }; #endif - diff --git a/src/include/cpu/amd/microcode.h b/src/include/cpu/amd/microcode.h index 5ac04e918cf7..8ebe675f3ee2 100644 --- a/src/include/cpu/amd/microcode.h +++ b/src/include/cpu/amd/microcode.h @@ -5,4 +5,3 @@ void update_microcode(u32 cpu_deviceid); void amd_update_microcode_from_cbfs(u32 equivalent_processor_rev_id); #endif /* CPU_AMD_MICROCODE_H */ - diff --git a/src/include/cpu/x86/name.h b/src/include/cpu/x86/name.h index e58adb6bec7b..80b8ea806a91 100644 --- a/src/include/cpu/x86/name.h +++ b/src/include/cpu/x86/name.h @@ -23,4 +23,3 @@ void fill_processor_name(char *processor_name); #endif - diff --git a/src/include/romstage_handoff.h b/src/include/romstage_handoff.h index 3b0050bba495..6ade04c36275 100644 --- a/src/include/romstage_handoff.h +++ b/src/include/romstage_handoff.h @@ -62,4 +62,3 @@ static inline struct romstage_handoff *romstage_handoff_find_or_add(void) } #endif /* ROMSTAGE_HANDOFF_H */ - diff --git a/src/mainboard/aaeon/pfm-540i_revb/devicetree.cb b/src/mainboard/aaeon/pfm-540i_revb/devicetree.cb index 221b80ce68aa..f1f36938c751 100644 --- a/src/mainboard/aaeon/pfm-540i_revb/devicetree.cb +++ b/src/mainboard/aaeon/pfm-540i_revb/devicetree.cb @@ -71,4 +71,3 @@ chip northbridge/amd/lx end end end - diff --git a/src/mainboard/amd/db800/devicetree.cb b/src/mainboard/amd/db800/devicetree.cb index 3331a12ee51d..781beb59d84d 100644 --- a/src/mainboard/amd/db800/devicetree.cb +++ b/src/mainboard/amd/db800/devicetree.cb @@ -65,4 +65,3 @@ chip northbridge/amd/lx end end end - diff --git a/src/mainboard/amd/dbm690t/devicetree.cb b/src/mainboard/amd/dbm690t/devicetree.cb index 8dd971eef266..898537b15552 100644 --- a/src/mainboard/amd/dbm690t/devicetree.cb +++ b/src/mainboard/amd/dbm690t/devicetree.cb @@ -119,4 +119,3 @@ chip northbridge/amd/amdk8/root_complex end #northbridge/amd/amdk8 end #domain end #northbridge/amd/amdk8/root_complex - diff --git a/src/mainboard/amd/dinar/buildOpts.c b/src/mainboard/amd/dinar/buildOpts.c index 1f4e891ebc40..c55a8a0290e9 100644 --- a/src/mainboard/amd/dinar/buildOpts.c +++ b/src/mainboard/amd/dinar/buildOpts.c @@ -476,4 +476,3 @@ CONST PSO_ENTRY ROMDATA DefaultPlatformMemoryConfiguration[] = { */ #include "mm.h" #include "mn.h" - diff --git a/src/mainboard/amd/dinar/devicetree.cb b/src/mainboard/amd/dinar/devicetree.cb index 9cc4cf78c451..f895d013e5e6 100644 --- a/src/mainboard/amd/dinar/devicetree.cb +++ b/src/mainboard/amd/dinar/devicetree.cb @@ -106,4 +106,3 @@ chip northbridge/amd/agesa/family15/root_complex end #chip northbridge/amd/agesa/family15 # CPU side of HT root complex end #domain end #northbridge/amd/agesa/family15/root_complex - diff --git a/src/mainboard/amd/inagua/Kconfig b/src/mainboard/amd/inagua/Kconfig index c79a0b33f851..d2bf5d0f849a 100644 --- a/src/mainboard/amd/inagua/Kconfig +++ b/src/mainboard/amd/inagua/Kconfig @@ -80,4 +80,3 @@ config SB800_AHCI_ROM default n endif # BOARD_AMD_INAGUA - diff --git a/src/mainboard/amd/inagua/buildOpts.c b/src/mainboard/amd/inagua/buildOpts.c index 95ee913cc91c..9dfc3c7f6222 100644 --- a/src/mainboard/amd/inagua/buildOpts.c +++ b/src/mainboard/amd/inagua/buildOpts.c @@ -392,4 +392,3 @@ CONST PSO_ENTRY ROMDATA DefaultPlatformMemoryConfiguration[] = { */ #include "mm.h" #include "mn.h" - diff --git a/src/mainboard/amd/inagua/devicetree.cb b/src/mainboard/amd/inagua/devicetree.cb index 57eabd966f4f..619d004ea140 100644 --- a/src/mainboard/amd/inagua/devicetree.cb +++ b/src/mainboard/amd/inagua/devicetree.cb @@ -94,4 +94,3 @@ chip northbridge/amd/agesa/family14/root_complex end #chip northbridge/amd/agesa/family14 # CPU side of HT root complex end #domain end #northbridge/amd/agesa/family14/root_complex - diff --git a/src/mainboard/amd/lamar/acpi/si.asl b/src/mainboard/amd/lamar/acpi/si.asl index 9520d581fdb6..de94071dfd64 100644 --- a/src/mainboard/amd/lamar/acpi/si.asl +++ b/src/mainboard/amd/lamar/acpi/si.asl @@ -24,5 +24,3 @@ /* DBGO("\n") */ } } /* End Scope SI */ - - diff --git a/src/mainboard/amd/norwich/devicetree.cb b/src/mainboard/amd/norwich/devicetree.cb index 93effaa7179e..9a0121d8c19a 100644 --- a/src/mainboard/amd/norwich/devicetree.cb +++ b/src/mainboard/amd/norwich/devicetree.cb @@ -38,4 +38,3 @@ chip northbridge/amd/lx end end end - diff --git a/src/mainboard/amd/olivehill/buildOpts.c b/src/mainboard/amd/olivehill/buildOpts.c index 4fe1b4813a89..fefac7e7ed5b 100644 --- a/src/mainboard/amd/olivehill/buildOpts.c +++ b/src/mainboard/amd/olivehill/buildOpts.c @@ -454,4 +454,3 @@ CONST PSO_ENTRY ROMDATA DefaultPlatformMemoryConfiguration[] = { */ #include "mm.h" #include "mn.h" - diff --git a/src/mainboard/amd/olivehillplus/acpi/usb_oc.asl b/src/mainboard/amd/olivehillplus/acpi/usb_oc.asl index b776d68cd1a4..3d90ba7ddf25 100644 --- a/src/mainboard/amd/olivehillplus/acpi/usb_oc.asl +++ b/src/mainboard/amd/olivehillplus/acpi/usb_oc.asl @@ -38,4 +38,3 @@ Name(UOM6, 6) Name(UOM7, 2) Name(UOM8, 6) Name(UOM9, 6) - diff --git a/src/mainboard/amd/parmer/buildOpts.c b/src/mainboard/amd/parmer/buildOpts.c index 2e654a77da55..09629dd0b82a 100644 --- a/src/mainboard/amd/parmer/buildOpts.c +++ b/src/mainboard/amd/parmer/buildOpts.c @@ -447,4 +447,3 @@ CONST PSO_ENTRY ROMDATA DefaultPlatformMemoryConfiguration[] = { */ #include "mm.h" #include "mn.h" - diff --git a/src/mainboard/amd/persimmon/buildOpts.c b/src/mainboard/amd/persimmon/buildOpts.c index 93cfa8d7f22b..244ab31243fb 100644 --- a/src/mainboard/amd/persimmon/buildOpts.c +++ b/src/mainboard/amd/persimmon/buildOpts.c @@ -392,4 +392,3 @@ CONST PSO_ENTRY ROMDATA DefaultPlatformMemoryConfiguration[] = { */ #include "mm.h" #include "mn.h" - diff --git a/src/mainboard/amd/pistachio/acpi_tables.c b/src/mainboard/amd/pistachio/acpi_tables.c index 0ef181d3e508..628abfd192e2 100644 --- a/src/mainboard/amd/pistachio/acpi_tables.c +++ b/src/mainboard/amd/pistachio/acpi_tables.c @@ -56,4 +56,3 @@ unsigned long acpi_fill_madt(unsigned long current) return current; } - diff --git a/src/mainboard/amd/pistachio/devicetree.cb b/src/mainboard/amd/pistachio/devicetree.cb index 760e5abb0071..805df7cb414b 100644 --- a/src/mainboard/amd/pistachio/devicetree.cb +++ b/src/mainboard/amd/pistachio/devicetree.cb @@ -78,4 +78,3 @@ chip northbridge/amd/amdk8/root_complex end #northbridge/amd/amdk8 end #domain end #northbridge/amd/amdk8/root_complex - diff --git a/src/mainboard/amd/rumba/devicetree.cb b/src/mainboard/amd/rumba/devicetree.cb index a7a352f8f77a..62fb28735ee9 100644 --- a/src/mainboard/amd/rumba/devicetree.cb +++ b/src/mainboard/amd/rumba/devicetree.cb @@ -18,4 +18,3 @@ chip northbridge/amd/gx2 end end end - diff --git a/src/mainboard/amd/serengeti_cheetah/devicetree.cb b/src/mainboard/amd/serengeti_cheetah/devicetree.cb index 28b7e01ac61f..8ff0e3effeb5 100644 --- a/src/mainboard/amd/serengeti_cheetah/devicetree.cb +++ b/src/mainboard/amd/serengeti_cheetah/devicetree.cb @@ -145,5 +145,3 @@ chip northbridge/amd/amdk8/root_complex end #domain end - - diff --git a/src/mainboard/amd/serengeti_cheetah/readme_acpi.txt b/src/mainboard/amd/serengeti_cheetah/readme_acpi.txt index 5d2755425eae..b999dfacbf78 100644 --- a/src/mainboard/amd/serengeti_cheetah/readme_acpi.txt +++ b/src/mainboard/amd/serengeti_cheetah/readme_acpi.txt @@ -27,4 +27,3 @@ use c to delele hex file yhlu 09/18/2005 - diff --git a/src/mainboard/amd/serengeti_cheetah_fam10/devicetree.cb b/src/mainboard/amd/serengeti_cheetah_fam10/devicetree.cb index 8b5d8177083d..54c34f8becb0 100644 --- a/src/mainboard/amd/serengeti_cheetah_fam10/devicetree.cb +++ b/src/mainboard/amd/serengeti_cheetah_fam10/devicetree.cb @@ -135,5 +135,3 @@ chip northbridge/amd/amdfam10/root_complex # end #domain end - - diff --git a/src/mainboard/amd/serengeti_cheetah_fam10/mainboard.h b/src/mainboard/amd/serengeti_cheetah_fam10/mainboard.h index b152b047fb6e..fc2dcafd301b 100644 --- a/src/mainboard/amd/serengeti_cheetah_fam10/mainboard.h +++ b/src/mainboard/amd/serengeti_cheetah_fam10/mainboard.h @@ -1,2 +1 @@ unsigned long mainboard_write_acpi_tables(device_t device, unsigned long start, acpi_rsdp_t *rsdp); - diff --git a/src/mainboard/amd/south_station/Kconfig b/src/mainboard/amd/south_station/Kconfig index 53386c57a8c7..1d3348d42751 100644 --- a/src/mainboard/amd/south_station/Kconfig +++ b/src/mainboard/amd/south_station/Kconfig @@ -73,4 +73,3 @@ config VGA_BIOS_ID default "1002,9806" endif # BOARD_AMD_SOUTHSTATION - diff --git a/src/mainboard/amd/south_station/buildOpts.c b/src/mainboard/amd/south_station/buildOpts.c index 716030cad03a..d2882a750f06 100644 --- a/src/mainboard/amd/south_station/buildOpts.c +++ b/src/mainboard/amd/south_station/buildOpts.c @@ -392,4 +392,3 @@ CONST PSO_ENTRY ROMDATA DefaultPlatformMemoryConfiguration[] = { */ #include "mm.h" #include "mn.h" - diff --git a/src/mainboard/amd/south_station/devicetree.cb b/src/mainboard/amd/south_station/devicetree.cb index 0a3532fb550f..76bedfb44ff4 100644 --- a/src/mainboard/amd/south_station/devicetree.cb +++ b/src/mainboard/amd/south_station/devicetree.cb @@ -109,4 +109,3 @@ chip northbridge/amd/agesa/family14/root_complex end #chip northbridge/amd/agesa/family14 # CPU side of HT root complex end #domain end #northbridge/amd/agesa/family14/root_complex - diff --git a/src/mainboard/amd/thatcher/buildOpts.c b/src/mainboard/amd/thatcher/buildOpts.c index 4499840ff97a..af22e65feef2 100644 --- a/src/mainboard/amd/thatcher/buildOpts.c +++ b/src/mainboard/amd/thatcher/buildOpts.c @@ -447,4 +447,3 @@ CONST PSO_ENTRY ROMDATA DefaultPlatformMemoryConfiguration[] = { */ #include "mm.h" #include "mn.h" - diff --git a/src/mainboard/amd/torpedo/buildOpts.c b/src/mainboard/amd/torpedo/buildOpts.c index 08fcb4d088f2..09067861aca7 100644 --- a/src/mainboard/amd/torpedo/buildOpts.c +++ b/src/mainboard/amd/torpedo/buildOpts.c @@ -318,4 +318,3 @@ CONST PSO_ENTRY ROMDATA DefaultPlatformMemoryConfiguration[] = { */ #include "mm.h" #include "mn.h" - diff --git a/src/mainboard/amd/torpedo/devicetree.cb b/src/mainboard/amd/torpedo/devicetree.cb index 8fe9e53f3c14..c46d1800aa18 100644 --- a/src/mainboard/amd/torpedo/devicetree.cb +++ b/src/mainboard/amd/torpedo/devicetree.cb @@ -87,4 +87,3 @@ chip northbridge/amd/agesa/family12/root_complex end #chip northbridge/amd/agesa/family12 # CPU side of HT root complex end #domain end #northbridge/amd/agesa/family12/root_complex - diff --git a/src/mainboard/amd/union_station/Kconfig b/src/mainboard/amd/union_station/Kconfig index ea69fc46a036..4a4a63225461 100644 --- a/src/mainboard/amd/union_station/Kconfig +++ b/src/mainboard/amd/union_station/Kconfig @@ -72,4 +72,3 @@ config VGA_BIOS_ID default "1002,9802" endif # BOARD_AMD_UNIONSTATION - diff --git a/src/mainboard/amd/union_station/buildOpts.c b/src/mainboard/amd/union_station/buildOpts.c index 716030cad03a..d2882a750f06 100644 --- a/src/mainboard/amd/union_station/buildOpts.c +++ b/src/mainboard/amd/union_station/buildOpts.c @@ -392,4 +392,3 @@ CONST PSO_ENTRY ROMDATA DefaultPlatformMemoryConfiguration[] = { */ #include "mm.h" #include "mn.h" - diff --git a/src/mainboard/amd/union_station/devicetree.cb b/src/mainboard/amd/union_station/devicetree.cb index 0124b17c652c..bf98359db534 100644 --- a/src/mainboard/amd/union_station/devicetree.cb +++ b/src/mainboard/amd/union_station/devicetree.cb @@ -85,4 +85,3 @@ chip northbridge/amd/agesa/family14/root_complex end #chip northbridge/amd/agesa/family14 # CPU side of HT root complex end #domain end #northbridge/amd/agesa/family14/root_complex - diff --git a/src/mainboard/apple/macbook21/cmos.layout b/src/mainboard/apple/macbook21/cmos.layout index 5bb8a378510b..1dd42c15430d 100644 --- a/src/mainboard/apple/macbook21/cmos.layout +++ b/src/mainboard/apple/macbook21/cmos.layout @@ -134,5 +134,3 @@ enumerations checksums checksum 392 983 984 - - diff --git a/src/mainboard/apple/macbook21/mainboard.c b/src/mainboard/apple/macbook21/mainboard.c index ef914ec5cafc..3829b1da41dc 100644 --- a/src/mainboard/apple/macbook21/mainboard.c +++ b/src/mainboard/apple/macbook21/mainboard.c @@ -94,4 +94,3 @@ struct chip_operations mainboard_ops = { .enable_dev = mainboard_enable, .final = mainboard_final, }; - diff --git a/src/mainboard/arima/hdama/devicetree.cb b/src/mainboard/arima/hdama/devicetree.cb index 203511710184..5bb966d2120b 100644 --- a/src/mainboard/arima/hdama/devicetree.cb +++ b/src/mainboard/arima/hdama/devicetree.cb @@ -183,4 +183,3 @@ chip northbridge/amd/amdk8/root_complex end # chip northbridge/amd/amdk8 end end - diff --git a/src/mainboard/artecgroup/dbe61/devicetree.cb b/src/mainboard/artecgroup/dbe61/devicetree.cb index d270f3d7931b..2532885f283c 100644 --- a/src/mainboard/artecgroup/dbe61/devicetree.cb +++ b/src/mainboard/artecgroup/dbe61/devicetree.cb @@ -39,4 +39,3 @@ chip northbridge/amd/lx end end - diff --git a/src/mainboard/asrock/939a785gmh/devicetree.cb b/src/mainboard/asrock/939a785gmh/devicetree.cb index f246dcfb31a7..8b40b9f6d42e 100644 --- a/src/mainboard/asrock/939a785gmh/devicetree.cb +++ b/src/mainboard/asrock/939a785gmh/devicetree.cb @@ -129,4 +129,3 @@ chip northbridge/amd/amdk8/root_complex end #northbridge/amd/amdk8 end #domain end #northbridge/amd/amdk8/root_complex - diff --git a/src/mainboard/asrock/e350m1/Kconfig b/src/mainboard/asrock/e350m1/Kconfig index feba7ed59da6..ff3e8f4bd50b 100644 --- a/src/mainboard/asrock/e350m1/Kconfig +++ b/src/mainboard/asrock/e350m1/Kconfig @@ -66,4 +66,3 @@ config VGA_BIOS_ID default "1002,9802" endif # BOARD_ASROCK_E350M1 - diff --git a/src/mainboard/asrock/e350m1/buildOpts.c b/src/mainboard/asrock/e350m1/buildOpts.c index f8463c49889a..2c6eb3b44d59 100644 --- a/src/mainboard/asrock/e350m1/buildOpts.c +++ b/src/mainboard/asrock/e350m1/buildOpts.c @@ -392,4 +392,3 @@ CONST PSO_ENTRY ROMDATA DefaultPlatformMemoryConfiguration[] = { */ #include "mm.h" #include "mn.h" - diff --git a/src/mainboard/asrock/imb-a180/buildOpts.c b/src/mainboard/asrock/imb-a180/buildOpts.c index 1f0b94d781d5..219b524a574e 100644 --- a/src/mainboard/asrock/imb-a180/buildOpts.c +++ b/src/mainboard/asrock/imb-a180/buildOpts.c @@ -454,4 +454,3 @@ CONST PSO_ENTRY ROMDATA DefaultPlatformMemoryConfiguration[] = { */ #include "mm.h" #include "mn.h" - diff --git a/src/mainboard/asus/f2a85-m/buildOpts.c b/src/mainboard/asus/f2a85-m/buildOpts.c index 7d81353d9e4b..b812cd5163a5 100644 --- a/src/mainboard/asus/f2a85-m/buildOpts.c +++ b/src/mainboard/asus/f2a85-m/buildOpts.c @@ -446,4 +446,3 @@ CONST PSO_ENTRY ROMDATA DefaultPlatformMemoryConfiguration[] = { */ PSO_END }; - diff --git a/src/mainboard/asus/f2a85-m_le/buildOpts.c b/src/mainboard/asus/f2a85-m_le/buildOpts.c index 1baa01f4c58d..145fb67dcbb9 100644 --- a/src/mainboard/asus/f2a85-m_le/buildOpts.c +++ b/src/mainboard/asus/f2a85-m_le/buildOpts.c @@ -447,4 +447,3 @@ CONST PSO_ENTRY ROMDATA DefaultPlatformMemoryConfiguration[] = { */ PSO_END }; - diff --git a/src/mainboard/asus/mew-vm/devicetree.cb b/src/mainboard/asus/mew-vm/devicetree.cb index e0cc9e39ebd6..397b9993d00e 100644 --- a/src/mainboard/asus/mew-vm/devicetree.cb +++ b/src/mainboard/asus/mew-vm/devicetree.cb @@ -49,4 +49,3 @@ chip northbridge/intel/i82810 chip cpu/intel/socket_PGA370 end end - diff --git a/src/mainboard/bap/ode_e20XX/buildOpts.c b/src/mainboard/bap/ode_e20XX/buildOpts.c index ab9a18a6b293..c7bdab8ce02d 100644 --- a/src/mainboard/bap/ode_e20XX/buildOpts.c +++ b/src/mainboard/bap/ode_e20XX/buildOpts.c @@ -463,4 +463,3 @@ CONST PSO_ENTRY ROMDATA DefaultPlatformMemoryConfiguration[] = { */ #include "mm.h" #include "mn.h" - diff --git a/src/mainboard/biostar/am1ml/acpi/sata.asl b/src/mainboard/biostar/am1ml/acpi/sata.asl index 6f4d6d47b199..30733c8cfb3c 100644 --- a/src/mainboard/biostar/am1ml/acpi/sata.asl +++ b/src/mainboard/biostar/am1ml/acpi/sata.asl @@ -146,4 +146,3 @@ Scope(\_GPE) { } } } - diff --git a/src/mainboard/biostar/am1ml/buildOpts.c b/src/mainboard/biostar/am1ml/buildOpts.c index 422a8caef2db..822eeb2ea2a8 100644 --- a/src/mainboard/biostar/am1ml/buildOpts.c +++ b/src/mainboard/biostar/am1ml/buildOpts.c @@ -454,4 +454,3 @@ CONST PSO_ENTRY ROMDATA DefaultPlatformMemoryConfiguration[] = { */ #include "mm.h" #include "mn.h" - diff --git a/src/mainboard/broadcom/blast/devicetree.cb b/src/mainboard/broadcom/blast/devicetree.cb index 9de4331f3662..3e02a19a8f1d 100644 --- a/src/mainboard/broadcom/blast/devicetree.cb +++ b/src/mainboard/broadcom/blast/devicetree.cb @@ -120,4 +120,3 @@ chip northbridge/amd/amdk8/root_complex end #domain end - diff --git a/src/mainboard/cubietech/cubieboard/board_info.txt b/src/mainboard/cubietech/cubieboard/board_info.txt index 14a3755793fa..c67b641a9476 100644 --- a/src/mainboard/cubietech/cubieboard/board_info.txt +++ b/src/mainboard/cubietech/cubieboard/board_info.txt @@ -1,2 +1 @@ Category: sbc - diff --git a/src/mainboard/cubietech/cubieboard/memlayout.ld b/src/mainboard/cubietech/cubieboard/memlayout.ld index 9032ce7d6142..6fc798a3ac8c 100644 --- a/src/mainboard/cubietech/cubieboard/memlayout.ld +++ b/src/mainboard/cubietech/cubieboard/memlayout.ld @@ -33,4 +33,3 @@ SECTIONS RAMSTAGE(0x40000000, 16M) ROMSTAGE(0x41000000, 108K) } - diff --git a/src/mainboard/digitallogic/msm800sev/devicetree.cb b/src/mainboard/digitallogic/msm800sev/devicetree.cb index 839b76793148..db511e50abca 100644 --- a/src/mainboard/digitallogic/msm800sev/devicetree.cb +++ b/src/mainboard/digitallogic/msm800sev/devicetree.cb @@ -83,4 +83,3 @@ chip northbridge/amd/lx end end - diff --git a/src/mainboard/emulation/qemu-i440fx/cache_as_ram.inc b/src/mainboard/emulation/qemu-i440fx/cache_as_ram.inc index 28bf43c91c85..2e560d941694 100644 --- a/src/mainboard/emulation/qemu-i440fx/cache_as_ram.inc +++ b/src/mainboard/emulation/qemu-i440fx/cache_as_ram.inc @@ -70,4 +70,3 @@ __main: post_code(POST_DEAD_CODE) hlt jmp .Lhlt - diff --git a/src/mainboard/emulation/qemu-riscv/memlayout.ld b/src/mainboard/emulation/qemu-riscv/memlayout.ld index 8387809996f8..8801f3520bf1 100644 --- a/src/mainboard/emulation/qemu-riscv/memlayout.ld +++ b/src/mainboard/emulation/qemu-riscv/memlayout.ld @@ -30,4 +30,3 @@ SECTIONS PRERAM_CBMEM_CONSOLE(0x80000, 8K) RAMSTAGE(0x100000, 16M) } - diff --git a/src/mainboard/gigabyte/ga-b75m-d3h/acpi/platform.asl b/src/mainboard/gigabyte/ga-b75m-d3h/acpi/platform.asl index 779b6d2be5a4..1f661cecf2ef 100644 --- a/src/mainboard/gigabyte/ga-b75m-d3h/acpi/platform.asl +++ b/src/mainboard/gigabyte/ga-b75m-d3h/acpi/platform.asl @@ -32,4 +32,3 @@ Method(_WAK,1) { Return(Package(){0,0}) } - diff --git a/src/mainboard/gigabyte/ga-b75m-d3h/acpi/superio.asl b/src/mainboard/gigabyte/ga-b75m-d3h/acpi/superio.asl index 12a716ceefd8..0706429afd2d 100644 --- a/src/mainboard/gigabyte/ga-b75m-d3h/acpi/superio.asl +++ b/src/mainboard/gigabyte/ga-b75m-d3h/acpi/superio.asl @@ -21,4 +21,3 @@ #define SIO_EC_ENABLE_PS2K // Enable PS/2 Keyboard #define SIO_ENABLE_PS2M // Enable PS/2 Mouse - diff --git a/src/mainboard/gizmosphere/gizmo/buildOpts.c b/src/mainboard/gizmosphere/gizmo/buildOpts.c index 5cda889c8950..bcd8870d0f7a 100644 --- a/src/mainboard/gizmosphere/gizmo/buildOpts.c +++ b/src/mainboard/gizmosphere/gizmo/buildOpts.c @@ -405,4 +405,3 @@ CONST PSO_ENTRY ROMDATA DefaultPlatformMemoryConfiguration[] = { */ #include "mm.h" #include "mn.h" - diff --git a/src/mainboard/gizmosphere/gizmo2/buildOpts.c b/src/mainboard/gizmosphere/gizmo2/buildOpts.c index ab9a18a6b293..c7bdab8ce02d 100644 --- a/src/mainboard/gizmosphere/gizmo2/buildOpts.c +++ b/src/mainboard/gizmosphere/gizmo2/buildOpts.c @@ -463,4 +463,3 @@ CONST PSO_ENTRY ROMDATA DefaultPlatformMemoryConfiguration[] = { */ #include "mm.h" #include "mn.h" - diff --git a/src/mainboard/google/cosmos/chromeos.c b/src/mainboard/google/cosmos/chromeos.c index 75c5efc6cfaa..e287453d2ddb 100644 --- a/src/mainboard/google/cosmos/chromeos.c +++ b/src/mainboard/google/cosmos/chromeos.c @@ -38,4 +38,3 @@ int get_write_protect_state(void) { return 0; } - diff --git a/src/mainboard/google/link/acpi_tables.c b/src/mainboard/google/link/acpi_tables.c index 3f5adea8110b..071aaccacbc0 100644 --- a/src/mainboard/google/link/acpi_tables.c +++ b/src/mainboard/google/link/acpi_tables.c @@ -74,4 +74,3 @@ void acpi_create_gnvs(global_nvs_t *gnvs) // the lid is open by default. gnvs->lids = 1; } - diff --git a/src/mainboard/google/nyan_big/bct/spi.cfg b/src/mainboard/google/nyan_big/bct/spi.cfg index e9f85d52c613..c84fe8190838 100644 --- a/src/mainboard/google/nyan_big/bct/spi.cfg +++ b/src/mainboard/google/nyan_big/bct/spi.cfg @@ -31,4 +31,3 @@ DeviceParam[3].SpiFlashParams.ReadCommandTypeFast = NV_FALSE; DeviceParam[3].SpiFlashParams.ClockDivider = 0x16; DeviceParam[3].SpiFlashParams.ClockSource = NvBootSpiClockSource_PllPOut0; DeviceParam[3].SpiFlashParams.PageSize2kor16k = 0; - diff --git a/src/mainboard/google/nyan_blaze/bct/spi.cfg b/src/mainboard/google/nyan_blaze/bct/spi.cfg index e9f85d52c613..c84fe8190838 100644 --- a/src/mainboard/google/nyan_blaze/bct/spi.cfg +++ b/src/mainboard/google/nyan_blaze/bct/spi.cfg @@ -31,4 +31,3 @@ DeviceParam[3].SpiFlashParams.ReadCommandTypeFast = NV_FALSE; DeviceParam[3].SpiFlashParams.ClockDivider = 0x16; DeviceParam[3].SpiFlashParams.ClockSource = NvBootSpiClockSource_PllPOut0; DeviceParam[3].SpiFlashParams.PageSize2kor16k = 0; - diff --git a/src/mainboard/google/parrot/acpi_tables.c b/src/mainboard/google/parrot/acpi_tables.c index 14d5420aa96e..0132e33fff15 100644 --- a/src/mainboard/google/parrot/acpi_tables.c +++ b/src/mainboard/google/parrot/acpi_tables.c @@ -66,4 +66,3 @@ void acpi_create_gnvs(global_nvs_t *gnvs) // the lid is open by default. gnvs->lids = 1; } - diff --git a/src/mainboard/google/peppy/i915io.c b/src/mainboard/google/peppy/i915io.c index 1fbdc24af082..eb7b136be2c0 100644 --- a/src/mainboard/google/peppy/i915io.c +++ b/src/mainboard/google/peppy/i915io.c @@ -141,4 +141,3 @@ void runio(struct intel_dp *dp, int verbose) gtt_write(DEIIR,0x00000000); } - diff --git a/src/mainboard/google/purin/chromeos.c b/src/mainboard/google/purin/chromeos.c index 908a602254e8..dfe4bba8df7c 100644 --- a/src/mainboard/google/purin/chromeos.c +++ b/src/mainboard/google/purin/chromeos.c @@ -38,4 +38,3 @@ int get_write_protect_state(void) { return 0; } - diff --git a/src/mainboard/google/storm/mmu.h b/src/mainboard/google/storm/mmu.h index f743d64a8ea5..956553d2c37a 100644 --- a/src/mainboard/google/storm/mmu.h +++ b/src/mainboard/google/storm/mmu.h @@ -22,4 +22,3 @@ enum dram_state { void setup_dram_mappings(enum dram_state dram); void setup_mmu(enum dram_state); - diff --git a/src/mainboard/google/stout/acpi_tables.c b/src/mainboard/google/stout/acpi_tables.c index 4fa736fc8af3..587e1892d917 100644 --- a/src/mainboard/google/stout/acpi_tables.c +++ b/src/mainboard/google/stout/acpi_tables.c @@ -72,4 +72,3 @@ void acpi_create_gnvs(global_nvs_t *gnvs) /* XHCI Mode */ gnvs->xhci = XHCI_MODE; } - diff --git a/src/mainboard/google/urara/boardid.c b/src/mainboard/google/urara/boardid.c index 1d211025fdd3..564fd4b9f5df 100644 --- a/src/mainboard/google/urara/boardid.c +++ b/src/mainboard/google/urara/boardid.c @@ -100,4 +100,3 @@ uint8_t board_id(void) return cached_board_id; } - diff --git a/src/mainboard/google/veyron_brain/chromeos.c b/src/mainboard/google/veyron_brain/chromeos.c index 20e679b67efd..7eed42e14b2e 100644 --- a/src/mainboard/google/veyron_brain/chromeos.c +++ b/src/mainboard/google/veyron_brain/chromeos.c @@ -100,4 +100,3 @@ int get_write_protect_state(void) { return !gpio_get(GPIO_WP); } - diff --git a/src/mainboard/google/veyron_danger/chromeos.c b/src/mainboard/google/veyron_danger/chromeos.c index 20e679b67efd..7eed42e14b2e 100644 --- a/src/mainboard/google/veyron_danger/chromeos.c +++ b/src/mainboard/google/veyron_danger/chromeos.c @@ -100,4 +100,3 @@ int get_write_protect_state(void) { return !gpio_get(GPIO_WP); } - diff --git a/src/mainboard/google/veyron_jerry/chromeos.c b/src/mainboard/google/veyron_jerry/chromeos.c index 0ab77de3188a..54896391a89c 100644 --- a/src/mainboard/google/veyron_jerry/chromeos.c +++ b/src/mainboard/google/veyron_jerry/chromeos.c @@ -146,4 +146,3 @@ int get_write_protect_state(void) { return !gpio_get(GPIO_WP); } - diff --git a/src/mainboard/google/veyron_mickey/chromeos.c b/src/mainboard/google/veyron_mickey/chromeos.c index 20e679b67efd..7eed42e14b2e 100644 --- a/src/mainboard/google/veyron_mickey/chromeos.c +++ b/src/mainboard/google/veyron_mickey/chromeos.c @@ -100,4 +100,3 @@ int get_write_protect_state(void) { return !gpio_get(GPIO_WP); } - diff --git a/src/mainboard/google/veyron_mighty/chromeos.c b/src/mainboard/google/veyron_mighty/chromeos.c index 0ab77de3188a..54896391a89c 100644 --- a/src/mainboard/google/veyron_mighty/chromeos.c +++ b/src/mainboard/google/veyron_mighty/chromeos.c @@ -146,4 +146,3 @@ int get_write_protect_state(void) { return !gpio_get(GPIO_WP); } - diff --git a/src/mainboard/google/veyron_pinky/chromeos.c b/src/mainboard/google/veyron_pinky/chromeos.c index 5b44eb3d5c1d..5e81dad89d85 100644 --- a/src/mainboard/google/veyron_pinky/chromeos.c +++ b/src/mainboard/google/veyron_pinky/chromeos.c @@ -147,4 +147,3 @@ int get_write_protect_state(void) { return !gpio_get(GPIO_WP); } - diff --git a/src/mainboard/google/veyron_rialto/chromeos.c b/src/mainboard/google/veyron_rialto/chromeos.c index 076b60445da0..267c9359bcaf 100644 --- a/src/mainboard/google/veyron_rialto/chromeos.c +++ b/src/mainboard/google/veyron_rialto/chromeos.c @@ -111,4 +111,3 @@ int get_write_protect_state(void) { return !gpio_get(GPIO_WP); } - diff --git a/src/mainboard/google/veyron_romy/chromeos.c b/src/mainboard/google/veyron_romy/chromeos.c index 20e679b67efd..7eed42e14b2e 100644 --- a/src/mainboard/google/veyron_romy/chromeos.c +++ b/src/mainboard/google/veyron_romy/chromeos.c @@ -100,4 +100,3 @@ int get_write_protect_state(void) { return !gpio_get(GPIO_WP); } - diff --git a/src/mainboard/google/veyron_speedy/chromeos.c b/src/mainboard/google/veyron_speedy/chromeos.c index 0ab77de3188a..54896391a89c 100644 --- a/src/mainboard/google/veyron_speedy/chromeos.c +++ b/src/mainboard/google/veyron_speedy/chromeos.c @@ -146,4 +146,3 @@ int get_write_protect_state(void) { return !gpio_get(GPIO_WP); } - diff --git a/src/mainboard/hp/abm/buildOpts.c b/src/mainboard/hp/abm/buildOpts.c index c5d01ce4072c..540dfaaf2f7d 100644 --- a/src/mainboard/hp/abm/buildOpts.c +++ b/src/mainboard/hp/abm/buildOpts.c @@ -468,4 +468,3 @@ CONST PSO_ENTRY ROMDATA DefaultPlatformMemoryConfiguration[] = { */ #include "mm.h" #include "mn.h" - diff --git a/src/mainboard/hp/dl145_g1/acpi_tables.c b/src/mainboard/hp/dl145_g1/acpi_tables.c index b051518ed6c9..c85f380bf0e6 100644 --- a/src/mainboard/hp/dl145_g1/acpi_tables.c +++ b/src/mainboard/hp/dl145_g1/acpi_tables.c @@ -127,4 +127,3 @@ unsigned long acpi_fill_madt(unsigned long current) return current; } - diff --git a/src/mainboard/hp/dl145_g1/devicetree.cb b/src/mainboard/hp/dl145_g1/devicetree.cb index c955ac3b0b76..2d4adee0f419 100644 --- a/src/mainboard/hp/dl145_g1/devicetree.cb +++ b/src/mainboard/hp/dl145_g1/devicetree.cb @@ -139,4 +139,3 @@ chip northbridge/amd/amdk8/root_complex end end end - diff --git a/src/mainboard/hp/dl145_g3/devicetree.cb b/src/mainboard/hp/dl145_g3/devicetree.cb index 7012cf97c563..b7f450ec0642 100644 --- a/src/mainboard/hp/dl145_g3/devicetree.cb +++ b/src/mainboard/hp/dl145_g3/devicetree.cb @@ -83,5 +83,3 @@ chip northbridge/amd/amdk8/root_complex end #domain end - - diff --git a/src/mainboard/hp/dl165_g6_fam10/devicetree.cb b/src/mainboard/hp/dl165_g6_fam10/devicetree.cb index 2dbcb9b87b94..e3213936d140 100644 --- a/src/mainboard/hp/dl165_g6_fam10/devicetree.cb +++ b/src/mainboard/hp/dl165_g6_fam10/devicetree.cb @@ -86,5 +86,3 @@ chip northbridge/amd/amdfam10/root_complex end #domain end - - diff --git a/src/mainboard/hp/e_vectra_p2706t/devicetree.cb b/src/mainboard/hp/e_vectra_p2706t/devicetree.cb index 7de0c8399c83..04d6d8d68994 100644 --- a/src/mainboard/hp/e_vectra_p2706t/devicetree.cb +++ b/src/mainboard/hp/e_vectra_p2706t/devicetree.cb @@ -56,4 +56,3 @@ chip northbridge/intel/i82810 # Northbridge end end end - diff --git a/src/mainboard/hp/pavilion_m6_1035dx/buildOpts.c b/src/mainboard/hp/pavilion_m6_1035dx/buildOpts.c index 02b7f75d2ceb..a6d66f59b71f 100644 --- a/src/mainboard/hp/pavilion_m6_1035dx/buildOpts.c +++ b/src/mainboard/hp/pavilion_m6_1035dx/buildOpts.c @@ -429,4 +429,3 @@ CONST PSO_ENTRY ROMDATA DefaultPlatformMemoryConfiguration[] = { PSO_END }; - diff --git a/src/mainboard/ibm/e325/devicetree.cb b/src/mainboard/ibm/e325/devicetree.cb index bdaee50efa28..f63249d02aec 100644 --- a/src/mainboard/ibm/e325/devicetree.cb +++ b/src/mainboard/ibm/e325/devicetree.cb @@ -67,4 +67,3 @@ chip northbridge/amd/amdk8/root_complex end end end - diff --git a/src/mainboard/ibm/e326/devicetree.cb b/src/mainboard/ibm/e326/devicetree.cb index 1888987272ac..32d04a7fa92c 100644 --- a/src/mainboard/ibm/e326/devicetree.cb +++ b/src/mainboard/ibm/e326/devicetree.cb @@ -71,4 +71,3 @@ chip northbridge/amd/amdk8/root_complex end end end - diff --git a/src/mainboard/iei/kino-780am2-fam10/devicetree.cb b/src/mainboard/iei/kino-780am2-fam10/devicetree.cb index d5c70330adb0..1dffb4bdfeb7 100644 --- a/src/mainboard/iei/kino-780am2-fam10/devicetree.cb +++ b/src/mainboard/iei/kino-780am2-fam10/devicetree.cb @@ -68,4 +68,3 @@ chip northbridge/amd/amdfam10/root_complex end end #domain end #root_complex - diff --git a/src/mainboard/iei/pcisa-lx-800-r10/devicetree.cb b/src/mainboard/iei/pcisa-lx-800-r10/devicetree.cb index a6dba308db8f..99851b8fd7ac 100644 --- a/src/mainboard/iei/pcisa-lx-800-r10/devicetree.cb +++ b/src/mainboard/iei/pcisa-lx-800-r10/devicetree.cb @@ -73,4 +73,3 @@ chip northbridge/amd/lx end end end - diff --git a/src/mainboard/intel/eagleheights/devicetree.cb b/src/mainboard/intel/eagleheights/devicetree.cb index b37750c7e685..8d1549af196a 100644 --- a/src/mainboard/intel/eagleheights/devicetree.cb +++ b/src/mainboard/intel/eagleheights/devicetree.cb @@ -70,4 +70,3 @@ chip northbridge/intel/i3100 end end end - diff --git a/src/mainboard/intel/emeraldlake2/acpi_tables.c b/src/mainboard/intel/emeraldlake2/acpi_tables.c index 1d7bcb0e8837..ce42951cf93c 100644 --- a/src/mainboard/intel/emeraldlake2/acpi_tables.c +++ b/src/mainboard/intel/emeraldlake2/acpi_tables.c @@ -84,4 +84,3 @@ void acpi_create_gnvs(global_nvs_t *gnvs) // Stumpy has no arms^H^H^H^HEC. gnvs->chromeos.vbt2 = ACTIVE_ECFW_RO; } - diff --git a/src/mainboard/intel/mohonpeak/acpi/platform.asl b/src/mainboard/intel/mohonpeak/acpi/platform.asl index 91f09c76bf10..efefb9940239 100644 --- a/src/mainboard/intel/mohonpeak/acpi/platform.asl +++ b/src/mainboard/intel/mohonpeak/acpi/platform.asl @@ -62,4 +62,3 @@ Method(_WAK,1) { Return(Package(){0,0}) } - diff --git a/src/mainboard/intel/mohonpeak/cmos.layout b/src/mainboard/intel/mohonpeak/cmos.layout index 6126d2faf20a..4353e7d73696 100644 --- a/src/mainboard/intel/mohonpeak/cmos.layout +++ b/src/mainboard/intel/mohonpeak/cmos.layout @@ -115,5 +115,3 @@ enumerations checksums checksum 392 415 984 - - diff --git a/src/mainboard/intel/mohonpeak/irq_tables.c b/src/mainboard/intel/mohonpeak/irq_tables.c index 9a066aad4308..e7989f7caefc 100644 --- a/src/mainboard/intel/mohonpeak/irq_tables.c +++ b/src/mainboard/intel/mohonpeak/irq_tables.c @@ -65,4 +65,3 @@ unsigned long write_pirq_routing_table(unsigned long addr) { return copy_pirq_routing_table(addr, &intel_irq_routing_table); } - diff --git a/src/mainboard/intel/mohonpeak/mainboard.c b/src/mainboard/intel/mohonpeak/mainboard.c index d150286d506b..c2a105b375f9 100644 --- a/src/mainboard/intel/mohonpeak/mainboard.c +++ b/src/mainboard/intel/mohonpeak/mainboard.c @@ -32,4 +32,3 @@ static void mainboard_enable(device_t dev) struct chip_operations mainboard_ops = { .enable_dev = mainboard_enable, }; - diff --git a/src/mainboard/iwave/iWRainbowG6/devicetree.cb b/src/mainboard/iwave/iWRainbowG6/devicetree.cb index 29e9e5e38b72..9addc14f3dd1 100644 --- a/src/mainboard/iwave/iWRainbowG6/devicetree.cb +++ b/src/mainboard/iwave/iWRainbowG6/devicetree.cb @@ -39,4 +39,3 @@ chip northbridge/intel/sch end end end - diff --git a/src/mainboard/iwill/dk8_htx/devicetree.cb b/src/mainboard/iwill/dk8_htx/devicetree.cb index 50d214be4d6c..c49c97a048fe 100644 --- a/src/mainboard/iwill/dk8_htx/devicetree.cb +++ b/src/mainboard/iwill/dk8_htx/devicetree.cb @@ -115,5 +115,3 @@ chip northbridge/amd/amdk8/root_complex end #domain end - - diff --git a/src/mainboard/iwill/dk8s2/devicetree.cb b/src/mainboard/iwill/dk8s2/devicetree.cb index fda8ca28387d..21eadb3e5cc2 100644 --- a/src/mainboard/iwill/dk8s2/devicetree.cb +++ b/src/mainboard/iwill/dk8s2/devicetree.cb @@ -73,4 +73,3 @@ chip northbridge/amd/amdk8/root_complex end end end - diff --git a/src/mainboard/iwill/dk8x/devicetree.cb b/src/mainboard/iwill/dk8x/devicetree.cb index ea7430bccd04..d92cd6d5fd99 100644 --- a/src/mainboard/iwill/dk8x/devicetree.cb +++ b/src/mainboard/iwill/dk8x/devicetree.cb @@ -54,4 +54,3 @@ chip northbridge/amd/amdk8/root_complex end end end - diff --git a/src/mainboard/jetway/nf81-t56n-lf/buildOpts.c b/src/mainboard/jetway/nf81-t56n-lf/buildOpts.c index 6043390c23ac..e08da559b967 100644 --- a/src/mainboard/jetway/nf81-t56n-lf/buildOpts.c +++ b/src/mainboard/jetway/nf81-t56n-lf/buildOpts.c @@ -333,5 +333,3 @@ const PSO_ENTRY ROMDATA DefaultPlatformMemoryConfiguration[] = { NUMBER_OF_CHANNELS_SUPPORTED (ANY_SOCKET, 1), PSO_END }; - - diff --git a/src/mainboard/kontron/kt690/devicetree.cb b/src/mainboard/kontron/kt690/devicetree.cb index 22bdae9b29ef..3ab33378a326 100644 --- a/src/mainboard/kontron/kt690/devicetree.cb +++ b/src/mainboard/kontron/kt690/devicetree.cb @@ -123,4 +123,3 @@ chip northbridge/amd/amdk8/root_complex end #northbridge/amd/amdk8 end #domain end #northbridge/amd/amdk8/root_complex - diff --git a/src/mainboard/kontron/ktqm77/acpi_tables.c b/src/mainboard/kontron/ktqm77/acpi_tables.c index 54ff5d471ea9..c2fa4bb6343b 100644 --- a/src/mainboard/kontron/ktqm77/acpi_tables.c +++ b/src/mainboard/kontron/ktqm77/acpi_tables.c @@ -54,4 +54,3 @@ void acpi_create_gnvs(global_nvs_t *gnvs) acpi_update_thermal_table(gnvs); } - diff --git a/src/mainboard/lenovo/g505s/buildOpts.c b/src/mainboard/lenovo/g505s/buildOpts.c index ac1e40edd494..abbd493327f3 100644 --- a/src/mainboard/lenovo/g505s/buildOpts.c +++ b/src/mainboard/lenovo/g505s/buildOpts.c @@ -429,4 +429,3 @@ CONST PSO_ENTRY ROMDATA DefaultPlatformMemoryConfiguration[] = { PSO_END }; - diff --git a/src/mainboard/lenovo/t520/acpi_tables.c b/src/mainboard/lenovo/t520/acpi_tables.c index bb0f1a444fbb..e8996537eeec 100644 --- a/src/mainboard/lenovo/t520/acpi_tables.c +++ b/src/mainboard/lenovo/t520/acpi_tables.c @@ -57,4 +57,3 @@ void acpi_create_gnvs(global_nvs_t *gnvs) acpi_update_thermal_table(gnvs); } - diff --git a/src/mainboard/lenovo/t530/acpi_tables.c b/src/mainboard/lenovo/t530/acpi_tables.c index bb0f1a444fbb..e8996537eeec 100644 --- a/src/mainboard/lenovo/t530/acpi_tables.c +++ b/src/mainboard/lenovo/t530/acpi_tables.c @@ -57,4 +57,3 @@ void acpi_create_gnvs(global_nvs_t *gnvs) acpi_update_thermal_table(gnvs); } - diff --git a/src/mainboard/lenovo/x200/acpi/gm45_pci_irqs.asl b/src/mainboard/lenovo/x200/acpi/gm45_pci_irqs.asl index 76b49fa04c3d..93b45253bdd5 100644 --- a/src/mainboard/lenovo/x200/acpi/gm45_pci_irqs.asl +++ b/src/mainboard/lenovo/x200/acpi/gm45_pci_irqs.asl @@ -82,4 +82,3 @@ Method(_PRT) }) } } - diff --git a/src/mainboard/lenovo/x200/acpi/ich9_pci_irqs.asl b/src/mainboard/lenovo/x200/acpi/ich9_pci_irqs.asl index 64712621fa53..3ef5d3b44a82 100644 --- a/src/mainboard/lenovo/x200/acpi/ich9_pci_irqs.asl +++ b/src/mainboard/lenovo/x200/acpi/ich9_pci_irqs.asl @@ -106,4 +106,3 @@ If (PICM) { // Package() { 0x0008ffff, 0, \_SB.PCI0.LPCB.LNKE, 0}, }) } - diff --git a/src/mainboard/lenovo/x200/acpi/platform.asl b/src/mainboard/lenovo/x200/acpi/platform.asl index edcf641deacb..d5cb076f5b3e 100644 --- a/src/mainboard/lenovo/x200/acpi/platform.asl +++ b/src/mainboard/lenovo/x200/acpi/platform.asl @@ -203,4 +203,3 @@ Scope(\_SB) // TRAP(43) // TODO } } - diff --git a/src/mainboard/lenovo/x200/cmos.layout b/src/mainboard/lenovo/x200/cmos.layout index 95659159e49e..3fe028e3ec4f 100644 --- a/src/mainboard/lenovo/x200/cmos.layout +++ b/src/mainboard/lenovo/x200/cmos.layout @@ -141,4 +141,3 @@ enumerations checksums checksum 392 983 984 - diff --git a/src/mainboard/lenovo/x200/mainboard.c b/src/mainboard/lenovo/x200/mainboard.c index 4fb2baf206d6..d91e22512208 100644 --- a/src/mainboard/lenovo/x200/mainboard.c +++ b/src/mainboard/lenovo/x200/mainboard.c @@ -47,4 +47,3 @@ static void mainboard_enable(device_t dev) struct chip_operations mainboard_ops = { .enable_dev = mainboard_enable, }; - diff --git a/src/mainboard/lenovo/x200/romstage.c b/src/mainboard/lenovo/x200/romstage.c index a739d18ebf08..455dd356d3cf 100644 --- a/src/mainboard/lenovo/x200/romstage.c +++ b/src/mainboard/lenovo/x200/romstage.c @@ -201,4 +201,3 @@ void main(unsigned long bist) #endif printk(BIOS_SPEW, "exit main()\n"); } - diff --git a/src/mainboard/lenovo/x220/acpi_tables.c b/src/mainboard/lenovo/x220/acpi_tables.c index 75020ff89994..9b28f0003e36 100644 --- a/src/mainboard/lenovo/x220/acpi_tables.c +++ b/src/mainboard/lenovo/x220/acpi_tables.c @@ -58,4 +58,3 @@ void acpi_create_gnvs(global_nvs_t *gnvs) acpi_update_thermal_table(gnvs); } - diff --git a/src/mainboard/lenovo/x230/acpi_tables.c b/src/mainboard/lenovo/x230/acpi_tables.c index 75020ff89994..9b28f0003e36 100644 --- a/src/mainboard/lenovo/x230/acpi_tables.c +++ b/src/mainboard/lenovo/x230/acpi_tables.c @@ -58,4 +58,3 @@ void acpi_create_gnvs(global_nvs_t *gnvs) acpi_update_thermal_table(gnvs); } - diff --git a/src/mainboard/lippert/frontrunner-af/buildOpts.c b/src/mainboard/lippert/frontrunner-af/buildOpts.c index 23f48b66264d..6adabec09b8e 100644 --- a/src/mainboard/lippert/frontrunner-af/buildOpts.c +++ b/src/mainboard/lippert/frontrunner-af/buildOpts.c @@ -394,4 +394,3 @@ CONST PSO_ENTRY ROMDATA DefaultPlatformMemoryConfiguration[] = { */ #include "mm.h" #include "mn.h" - diff --git a/src/mainboard/lippert/frontrunner/devicetree.cb b/src/mainboard/lippert/frontrunner/devicetree.cb index 239f1f902d6e..8e6cba0d76ed 100644 --- a/src/mainboard/lippert/frontrunner/devicetree.cb +++ b/src/mainboard/lippert/frontrunner/devicetree.cb @@ -18,4 +18,3 @@ chip northbridge/amd/gx2 end end end - diff --git a/src/mainboard/lippert/toucan-af/buildOpts.c b/src/mainboard/lippert/toucan-af/buildOpts.c index 23f48b66264d..6adabec09b8e 100644 --- a/src/mainboard/lippert/toucan-af/buildOpts.c +++ b/src/mainboard/lippert/toucan-af/buildOpts.c @@ -394,4 +394,3 @@ CONST PSO_ENTRY ROMDATA DefaultPlatformMemoryConfiguration[] = { */ #include "mm.h" #include "mn.h" - diff --git a/src/mainboard/msi/ms6178/devicetree.cb b/src/mainboard/msi/ms6178/devicetree.cb index f33e4794d9df..ab90fe23cac4 100644 --- a/src/mainboard/msi/ms6178/devicetree.cb +++ b/src/mainboard/msi/ms6178/devicetree.cb @@ -81,4 +81,3 @@ chip northbridge/intel/i82810 # Northbridge end end end - diff --git a/src/mainboard/msi/ms9185/devicetree.cb b/src/mainboard/msi/ms9185/devicetree.cb index 013bba329182..3c9168d2eea8 100644 --- a/src/mainboard/msi/ms9185/devicetree.cb +++ b/src/mainboard/msi/ms9185/devicetree.cb @@ -83,5 +83,3 @@ chip northbridge/amd/amdk8/root_complex end # amdk8 end #domain end - - diff --git a/src/mainboard/nec/powermate2000/devicetree.cb b/src/mainboard/nec/powermate2000/devicetree.cb index cd4aefe4e5ba..a3f164e9688b 100644 --- a/src/mainboard/nec/powermate2000/devicetree.cb +++ b/src/mainboard/nec/powermate2000/devicetree.cb @@ -51,4 +51,3 @@ chip northbridge/intel/i82810 # Northbridge end end end - diff --git a/src/mainboard/newisys/khepri/devicetree.cb b/src/mainboard/newisys/khepri/devicetree.cb index bd00d2884c7f..8f7455ce2744 100644 --- a/src/mainboard/newisys/khepri/devicetree.cb +++ b/src/mainboard/newisys/khepri/devicetree.cb @@ -79,4 +79,3 @@ chip northbridge/amd/amdk8/root_complex end end end - diff --git a/src/mainboard/packardbell/ms2290/acpi_tables.c b/src/mainboard/packardbell/ms2290/acpi_tables.c index 73b9fff1b737..2dd9da8b9c51 100644 --- a/src/mainboard/packardbell/ms2290/acpi_tables.c +++ b/src/mainboard/packardbell/ms2290/acpi_tables.c @@ -34,4 +34,3 @@ void acpi_create_gnvs(global_nvs_t * gnvs) { } - diff --git a/src/mainboard/pcengines/alix1c/devicetree.cb b/src/mainboard/pcengines/alix1c/devicetree.cb index 85e967ad8677..20e865ab6050 100644 --- a/src/mainboard/pcengines/alix1c/devicetree.cb +++ b/src/mainboard/pcengines/alix1c/devicetree.cb @@ -83,4 +83,3 @@ chip northbridge/amd/lx end end - diff --git a/src/mainboard/pcengines/alix2d/devicetree.cb b/src/mainboard/pcengines/alix2d/devicetree.cb index d8aa3bc49109..f8368ed7fae7 100644 --- a/src/mainboard/pcengines/alix2d/devicetree.cb +++ b/src/mainboard/pcengines/alix2d/devicetree.cb @@ -43,4 +43,3 @@ chip northbridge/amd/lx end end - diff --git a/src/mainboard/pcengines/alix6/board_info.txt b/src/mainboard/pcengines/alix6/board_info.txt index db8bbb2de3e6..6af0ddf53fcc 100644 --- a/src/mainboard/pcengines/alix6/board_info.txt +++ b/src/mainboard/pcengines/alix6/board_info.txt @@ -2,4 +2,3 @@ Category: half Board URL: http://pcengines.ch/alix6f2.htm Flashrom support: y Clone of: pcengines/alix2d - diff --git a/src/mainboard/pcengines/apu1/buildOpts.c b/src/mainboard/pcengines/apu1/buildOpts.c index f3db4f0202bb..03c5d1725b61 100644 --- a/src/mainboard/pcengines/apu1/buildOpts.c +++ b/src/mainboard/pcengines/apu1/buildOpts.c @@ -403,4 +403,3 @@ CONST PSO_ENTRY ROMDATA DefaultPlatformMemoryConfiguration[] = { */ #include "mm.h" #include "mn.h" - diff --git a/src/mainboard/rca/rm4100/devicetree.cb b/src/mainboard/rca/rm4100/devicetree.cb index d39126ce7935..7c31423c6da1 100644 --- a/src/mainboard/rca/rm4100/devicetree.cb +++ b/src/mainboard/rca/rm4100/devicetree.cb @@ -65,4 +65,3 @@ chip northbridge/intel/i82830 # Northbridge end end end - diff --git a/src/mainboard/roda/rk9/Makefile.inc b/src/mainboard/roda/rk9/Makefile.inc index d6838b7b4b8e..aa59e7252426 100644 --- a/src/mainboard/roda/rk9/Makefile.inc +++ b/src/mainboard/roda/rk9/Makefile.inc @@ -19,4 +19,3 @@ ramstage-$(CONFIG_CARDBUS_PLUGIN_SUPPORT) += ti_pci7xx1.c ramstage-y += cstates.c - diff --git a/src/mainboard/samsung/stumpy/acpi_tables.c b/src/mainboard/samsung/stumpy/acpi_tables.c index 04e3bd0fb6df..f6275b4df8ae 100644 --- a/src/mainboard/samsung/stumpy/acpi_tables.c +++ b/src/mainboard/samsung/stumpy/acpi_tables.c @@ -85,4 +85,3 @@ void acpi_create_gnvs(global_nvs_t *gnvs) // Stumpy has no arms^H^H^H^HEC. gnvs->chromeos.vbt2 = ACTIVE_ECFW_RO; } - diff --git a/src/mainboard/siemens/sitemp_g1p1/acpi_tables.c b/src/mainboard/siemens/sitemp_g1p1/acpi_tables.c index dbb3229896ab..3337c6d9d196 100644 --- a/src/mainboard/siemens/sitemp_g1p1/acpi_tables.c +++ b/src/mainboard/siemens/sitemp_g1p1/acpi_tables.c @@ -105,4 +105,3 @@ void mainboard_inject_dsdt(device_t device) acpigen_pop_len(); } } - diff --git a/src/mainboard/siemens/sitemp_g1p1/devicetree.cb b/src/mainboard/siemens/sitemp_g1p1/devicetree.cb index 1d83f10579f0..e47703f738ef 100644 --- a/src/mainboard/siemens/sitemp_g1p1/devicetree.cb +++ b/src/mainboard/siemens/sitemp_g1p1/devicetree.cb @@ -132,4 +132,3 @@ chip northbridge/amd/amdk8/root_complex end #northbridge/amd/amdk8 end #domain end #northbridge/amd/amdk8/root_complex - diff --git a/src/mainboard/supermicro/h8dmr_fam10/README b/src/mainboard/supermicro/h8dmr_fam10/README index 485e7c852cbb..1d7bbdc822d6 100644 --- a/src/mainboard/supermicro/h8dmr_fam10/README +++ b/src/mainboard/supermicro/h8dmr_fam10/README @@ -20,4 +20,3 @@ disabled in CBFS. I'm not sure what's causing this particular slowness. See also this thread: http://www.coreboot.org/pipermail/coreboot/2009-September/052107.html Ward, 2009-09-22 - diff --git a/src/mainboard/supermicro/h8qgi/Kconfig b/src/mainboard/supermicro/h8qgi/Kconfig index 2ee135325268..f5d69d4ab762 100644 --- a/src/mainboard/supermicro/h8qgi/Kconfig +++ b/src/mainboard/supermicro/h8qgi/Kconfig @@ -74,4 +74,3 @@ config VGA_BIOS_ID default "102b,0532" endif # BOARD_SUPERMICRO_H8QGI - diff --git a/src/mainboard/supermicro/h8qgi/devicetree.cb b/src/mainboard/supermicro/h8qgi/devicetree.cb index 2622209be083..59740c9b5ba2 100644 --- a/src/mainboard/supermicro/h8qgi/devicetree.cb +++ b/src/mainboard/supermicro/h8qgi/devicetree.cb @@ -135,4 +135,3 @@ chip northbridge/amd/agesa/family15/root_complex end #chip northbridge/amd/agesa/family15 # CPU side of HT root complex end #domain end #northbridge/amd/agesa/family15/root_complex - diff --git a/src/mainboard/supermicro/h8scm/devicetree.cb b/src/mainboard/supermicro/h8scm/devicetree.cb index 2529902ce19a..b8fb82335b9a 100644 --- a/src/mainboard/supermicro/h8scm/devicetree.cb +++ b/src/mainboard/supermicro/h8scm/devicetree.cb @@ -130,4 +130,3 @@ chip northbridge/amd/agesa/family15/root_complex end #chip northbridge/amd/agesa/family15 # CPU side of HT root complex end #domain end #northbridge/amd/agesa/family15/root_complex - diff --git a/src/mainboard/supermicro/h8scm_fam10/devicetree.cb b/src/mainboard/supermicro/h8scm_fam10/devicetree.cb index 9dda5d8150ad..82229da9ba24 100644 --- a/src/mainboard/supermicro/h8scm_fam10/devicetree.cb +++ b/src/mainboard/supermicro/h8scm_fam10/devicetree.cb @@ -121,5 +121,3 @@ chip northbridge/amd/amdfam10/root_complex # end #domain end - - diff --git a/src/mainboard/technexion/tim5690/devicetree.cb b/src/mainboard/technexion/tim5690/devicetree.cb index 23b9741b9ffa..bf462e213acf 100644 --- a/src/mainboard/technexion/tim5690/devicetree.cb +++ b/src/mainboard/technexion/tim5690/devicetree.cb @@ -110,4 +110,3 @@ chip northbridge/amd/amdk8/root_complex end #northbridge/amd/amdk8 end #domain end #northbridge/amd/amdk8/root_complex - diff --git a/src/mainboard/technexion/tim8690/devicetree.cb b/src/mainboard/technexion/tim8690/devicetree.cb index ff140755639c..8d1df8be1055 100644 --- a/src/mainboard/technexion/tim8690/devicetree.cb +++ b/src/mainboard/technexion/tim8690/devicetree.cb @@ -113,4 +113,3 @@ chip northbridge/amd/amdk8/root_complex end #northbridge/amd/amdk8 end #domain end #northbridge/amd/amdk8/root_complex - diff --git a/src/mainboard/tyan/s2735/devicetree.cb b/src/mainboard/tyan/s2735/devicetree.cb index d3b6b1eefe83..866bdc510e2a 100644 --- a/src/mainboard/tyan/s2735/devicetree.cb +++ b/src/mainboard/tyan/s2735/devicetree.cb @@ -83,4 +83,3 @@ chip northbridge/intel/e7501 end end end - diff --git a/src/mainboard/tyan/s2850/devicetree.cb b/src/mainboard/tyan/s2850/devicetree.cb index 85c63848df58..2698542401bb 100644 --- a/src/mainboard/tyan/s2850/devicetree.cb +++ b/src/mainboard/tyan/s2850/devicetree.cb @@ -93,4 +93,3 @@ chip northbridge/amd/amdk8/root_complex end end end - diff --git a/src/mainboard/tyan/s2875/devicetree.cb b/src/mainboard/tyan/s2875/devicetree.cb index 39eb8b2364f7..bdb4705ed58c 100644 --- a/src/mainboard/tyan/s2875/devicetree.cb +++ b/src/mainboard/tyan/s2875/devicetree.cb @@ -85,4 +85,3 @@ chip northbridge/amd/amdk8/root_complex end end end - diff --git a/src/mainboard/tyan/s2880/devicetree.cb b/src/mainboard/tyan/s2880/devicetree.cb index f9f48566ea47..3e18f5529f14 100644 --- a/src/mainboard/tyan/s2880/devicetree.cb +++ b/src/mainboard/tyan/s2880/devicetree.cb @@ -96,4 +96,3 @@ chip northbridge/amd/amdk8/root_complex end end end - diff --git a/src/mainboard/tyan/s2881/devicetree.cb b/src/mainboard/tyan/s2881/devicetree.cb index aab75a3939fe..7d0ed5e6041e 100644 --- a/src/mainboard/tyan/s2881/devicetree.cb +++ b/src/mainboard/tyan/s2881/devicetree.cb @@ -127,4 +127,3 @@ chip northbridge/amd/amdk8/root_complex end end end - diff --git a/src/mainboard/tyan/s2882/devicetree.cb b/src/mainboard/tyan/s2882/devicetree.cb index 40746956b36a..74a26d0233df 100644 --- a/src/mainboard/tyan/s2882/devicetree.cb +++ b/src/mainboard/tyan/s2882/devicetree.cb @@ -123,4 +123,3 @@ chip northbridge/amd/amdk8/root_complex end # NB end #domain end - diff --git a/src/mainboard/tyan/s2885/devicetree.cb b/src/mainboard/tyan/s2885/devicetree.cb index 7191e5216fc2..97a18e5a6966 100644 --- a/src/mainboard/tyan/s2885/devicetree.cb +++ b/src/mainboard/tyan/s2885/devicetree.cb @@ -120,4 +120,3 @@ chip northbridge/amd/amdk8/root_complex end #domain end - diff --git a/src/mainboard/tyan/s4880/devicetree.cb b/src/mainboard/tyan/s4880/devicetree.cb index da59eb5b9c62..d64d054c29b2 100644 --- a/src/mainboard/tyan/s4880/devicetree.cb +++ b/src/mainboard/tyan/s4880/devicetree.cb @@ -96,4 +96,3 @@ chip northbridge/amd/amdk8/root_complex end #domain end - diff --git a/src/mainboard/tyan/s4882/devicetree.cb b/src/mainboard/tyan/s4882/devicetree.cb index 44da2c29a2ab..0eb59afdd124 100644 --- a/src/mainboard/tyan/s4882/devicetree.cb +++ b/src/mainboard/tyan/s4882/devicetree.cb @@ -193,4 +193,3 @@ chip northbridge/amd/amdk8/root_complex end end - diff --git a/src/mainboard/tyan/s8226/devicetree.cb b/src/mainboard/tyan/s8226/devicetree.cb index 0080d6295fc7..64701a5e992f 100644 --- a/src/mainboard/tyan/s8226/devicetree.cb +++ b/src/mainboard/tyan/s8226/devicetree.cb @@ -130,4 +130,3 @@ chip northbridge/amd/agesa/family15/root_complex end #chip northbridge/amd/agesa/family15 # CPU side of HT root complex end #domain end #northbridge/amd/agesa/family15/root_complex - diff --git a/src/mainboard/via/vt8454c/Kconfig b/src/mainboard/via/vt8454c/Kconfig index da71c8796bd5..408206c7f07b 100644 --- a/src/mainboard/via/vt8454c/Kconfig +++ b/src/mainboard/via/vt8454c/Kconfig @@ -24,4 +24,3 @@ config IRQ_SLOT_COUNT default 15 endif # BOARD_VIA_VT8454C - diff --git a/src/mainboard/via/vt8454c/devicetree.cb b/src/mainboard/via/vt8454c/devicetree.cb index 87d2ed1502a1..efb5b6c67aa3 100644 --- a/src/mainboard/via/vt8454c/devicetree.cb +++ b/src/mainboard/via/vt8454c/devicetree.cb @@ -51,4 +51,3 @@ chip northbridge/via/cx700 #device pci 12.0 on end # Ethernet end # pci domain 0 end # cx700 - diff --git a/src/mainboard/winent/pl6064/devicetree.cb b/src/mainboard/winent/pl6064/devicetree.cb index f900f78b5ad5..20d7561e6e3d 100644 --- a/src/mainboard/winent/pl6064/devicetree.cb +++ b/src/mainboard/winent/pl6064/devicetree.cb @@ -78,4 +78,3 @@ chip northbridge/amd/lx end end end - diff --git a/src/mainboard/wyse/s50/devicetree.cb b/src/mainboard/wyse/s50/devicetree.cb index d433ba32040f..5f0435d9179d 100644 --- a/src/mainboard/wyse/s50/devicetree.cb +++ b/src/mainboard/wyse/s50/devicetree.cb @@ -48,4 +48,3 @@ chip northbridge/amd/gx2 end end end - diff --git a/src/northbridge/amd/amdfam10/ht_config.h b/src/northbridge/amd/amdfam10/ht_config.h index fcec36840967..785f67799a09 100644 --- a/src/northbridge/amd/amdfam10/ht_config.h +++ b/src/northbridge/amd/amdfam10/ht_config.h @@ -51,5 +51,3 @@ void set_io_addr_reg(device_t dev, u32 nodeid, u32 linkn, u32 reg, u32 io_min, u32 io_max); void set_mmio_addr_reg(u32 nodeid, u32 linkn, u32 reg, u32 index, u32 mmio_min, u32 mmio_max, u32 nodes); - - diff --git a/src/northbridge/intel/e7501/Kconfig b/src/northbridge/intel/e7501/Kconfig index 496894f95237..91af6c464b9d 100644 --- a/src/northbridge/intel/e7501/Kconfig +++ b/src/northbridge/intel/e7501/Kconfig @@ -2,4 +2,3 @@ config NORTHBRIDGE_INTEL_E7501 bool select HAVE_DEBUG_RAM_SETUP select LATE_CBMEM_INIT - diff --git a/src/northbridge/intel/fsp_sandybridge/acpi.c b/src/northbridge/intel/fsp_sandybridge/acpi.c index 9e01d774fad1..1e20945138cc 100644 --- a/src/northbridge/intel/fsp_sandybridge/acpi.c +++ b/src/northbridge/intel/fsp_sandybridge/acpi.c @@ -210,4 +210,3 @@ void *igd_make_opregion(void) init_igd_opregion(opregion); return opregion; } - diff --git a/src/northbridge/intel/i440bx/Kconfig b/src/northbridge/intel/i440bx/Kconfig index 9ac8d734fc9a..04e234ca0385 100644 --- a/src/northbridge/intel/i440bx/Kconfig +++ b/src/northbridge/intel/i440bx/Kconfig @@ -34,4 +34,3 @@ config SDRAMPWR_4DIMM If your board has 4 DIMM slots, you must use select this option, in your Kconfig file of the board. On boards with 3 DIMM slots, do _not_ select this option. - diff --git a/src/northbridge/intel/i440lx/Kconfig b/src/northbridge/intel/i440lx/Kconfig index 10c39775ee02..b087774b4558 100644 --- a/src/northbridge/intel/i440lx/Kconfig +++ b/src/northbridge/intel/i440lx/Kconfig @@ -21,4 +21,3 @@ config NORTHBRIDGE_INTEL_I440LX bool select HAVE_DEBUG_RAM_SETUP select LATE_CBMEM_INIT - diff --git a/src/northbridge/intel/i82810/Kconfig b/src/northbridge/intel/i82810/Kconfig index 3ed746fafe03..dc4c087574d0 100644 --- a/src/northbridge/intel/i82810/Kconfig +++ b/src/northbridge/intel/i82810/Kconfig @@ -47,4 +47,3 @@ config VGA_BIOS_ID string default "8086,7121" depends on NORTHBRIDGE_INTEL_I82810 - diff --git a/src/northbridge/intel/i82830/Kconfig b/src/northbridge/intel/i82830/Kconfig index 662840fcceb6..25a9e9758788 100644 --- a/src/northbridge/intel/i82830/Kconfig +++ b/src/northbridge/intel/i82830/Kconfig @@ -26,4 +26,3 @@ config VIDEO_MB default 1 if I830_VIDEO_MB_1MB default 8 if I830_VIDEO_MB_8MB depends on NORTHBRIDGE_INTEL_I82830 - diff --git a/src/northbridge/intel/sandybridge/acpi.c b/src/northbridge/intel/sandybridge/acpi.c index 1fe7f490c725..57ca3666ef09 100644 --- a/src/northbridge/intel/sandybridge/acpi.c +++ b/src/northbridge/intel/sandybridge/acpi.c @@ -211,4 +211,3 @@ void *igd_make_opregion(void) init_igd_opregion(opregion); return opregion; } - diff --git a/src/northbridge/via/cn700/Kconfig b/src/northbridge/via/cn700/Kconfig index 15c86ebc7703..18897054d87e 100644 --- a/src/northbridge/via/cn700/Kconfig +++ b/src/northbridge/via/cn700/Kconfig @@ -35,4 +35,3 @@ config VIDEO_MB default 64 if CN700_VIDEO_MB_64MB default 128 if CN700_VIDEO_MB_128MB depends on NORTHBRIDGE_VIA_CN700 - diff --git a/src/northbridge/via/vx800/Kconfig b/src/northbridge/via/vx800/Kconfig index a59fc419ae0d..9eb84fb14e19 100644 --- a/src/northbridge/via/vx800/Kconfig +++ b/src/northbridge/via/vx800/Kconfig @@ -3,4 +3,3 @@ config NORTHBRIDGE_VIA_VX800 select HAVE_DEBUG_RAM_SETUP select HAVE_DEBUG_SMBUS select LATE_CBMEM_INIT - diff --git a/src/soc/broadcom/cygnus/ddr_init.c b/src/soc/broadcom/cygnus/ddr_init.c index 9aac58f7e9d5..a8369ec2102f 100755 --- a/src/soc/broadcom/cygnus/ddr_init.c +++ b/src/soc/broadcom/cygnus/ddr_init.c @@ -1659,5 +1659,3 @@ done: // free_heap(); return; } - - diff --git a/src/soc/broadcom/cygnus/ddr_init_table.c b/src/soc/broadcom/cygnus/ddr_init_table.c index 5faa1de19764..d9258958c709 100644 --- a/src/soc/broadcom/cygnus/ddr_init_table.c +++ b/src/soc/broadcom/cygnus/ddr_init_table.c @@ -1808,4 +1808,3 @@ const unsigned int ddr2_mode_reg_tab[] = { 0x0000 }; #endif - diff --git a/src/soc/broadcom/cygnus/include/soc/cygnus.h b/src/soc/broadcom/cygnus/include/soc/cygnus.h index a314c739ace9..d447c754ee4a 100644 --- a/src/soc/broadcom/cygnus/include/soc/cygnus.h +++ b/src/soc/broadcom/cygnus/include/soc/cygnus.h @@ -23,4 +23,3 @@ void usb_init(void); #endif - diff --git a/src/soc/broadcom/cygnus/include/soc/cygnus_types.h b/src/soc/broadcom/cygnus/include/soc/cygnus_types.h index f65a0d19e431..7466024c037c 100644 --- a/src/soc/broadcom/cygnus/include/soc/cygnus_types.h +++ b/src/soc/broadcom/cygnus/include/soc/cygnus_types.h @@ -41,4 +41,3 @@ typedef int32_t int32; typedef uint32_t uint32; #endif - diff --git a/src/soc/broadcom/cygnus/include/soc/ddr_bist.h b/src/soc/broadcom/cygnus/include/soc/ddr_bist.h index 09868ca4c265..007a80aa4888 100755 --- a/src/soc/broadcom/cygnus/include/soc/ddr_bist.h +++ b/src/soc/broadcom/cygnus/include/soc/ddr_bist.h @@ -157,4 +157,3 @@ enum drc_reg_set { #endif /* #ifndef __SOC_BROADCOM_CYGNUS_DDR_BIST_H__*/ /* End of File */ - diff --git a/src/soc/broadcom/cygnus/include/soc/reg_utils.h b/src/soc/broadcom/cygnus/include/soc/reg_utils.h index fb2e4dea3e39..e2766135379b 100755 --- a/src/soc/broadcom/cygnus/include/soc/reg_utils.h +++ b/src/soc/broadcom/cygnus/include/soc/reg_utils.h @@ -179,4 +179,3 @@ reg8_read(volatile uint8_t *reg) return *reg; } #endif /* __SOC_BROADCOM_CYGNUS_REG_UTILS__ */ - diff --git a/src/soc/broadcom/cygnus/include/soc/shmoo_and28/ydc_ddr_bist.h b/src/soc/broadcom/cygnus/include/soc/shmoo_and28/ydc_ddr_bist.h index c73d512479c4..0efd3ac5e984 100755 --- a/src/soc/broadcom/cygnus/include/soc/shmoo_and28/ydc_ddr_bist.h +++ b/src/soc/broadcom/cygnus/include/soc/shmoo_and28/ydc_ddr_bist.h @@ -1148,4 +1148,3 @@ extern int soc_ydc_ddr_bist_run(int unit, int phy_ndx, #endif /* #ifndef __SOC_BROADCOM_CYGNUS_YDC_DDR_BIST_H__ */ /* End of File */ - diff --git a/src/soc/intel/baytrail/romstage/cache_as_ram.inc b/src/soc/intel/baytrail/romstage/cache_as_ram.inc index 9d46c12da25b..7c6a67faffed 100644 --- a/src/soc/intel/baytrail/romstage/cache_as_ram.inc +++ b/src/soc/intel/baytrail/romstage/cache_as_ram.inc @@ -282,4 +282,3 @@ fixed_mtrr_table: .word 0x26B, 0x26C, 0x26D .word 0x26E, 0x26F fixed_mtrr_table_end: - diff --git a/src/soc/intel/braswell/romstage/cache_as_ram.inc b/src/soc/intel/braswell/romstage/cache_as_ram.inc index 9d46c12da25b..7c6a67faffed 100644 --- a/src/soc/intel/braswell/romstage/cache_as_ram.inc +++ b/src/soc/intel/braswell/romstage/cache_as_ram.inc @@ -282,4 +282,3 @@ fixed_mtrr_table: .word 0x26B, 0x26C, 0x26D .word 0x26E, 0x26F fixed_mtrr_table_end: - diff --git a/src/soc/intel/broadwell/acpi/irqlinks.asl b/src/soc/intel/broadwell/acpi/irqlinks.asl index f84b5140cc22..92b1801ce153 100644 --- a/src/soc/intel/broadwell/acpi/irqlinks.asl +++ b/src/soc/intel/broadwell/acpi/irqlinks.asl @@ -489,4 +489,3 @@ Device (LNKH) } } } - diff --git a/src/soc/intel/broadwell/acpi/pci_irqs.asl b/src/soc/intel/broadwell/acpi/pci_irqs.asl index f361f8edaa36..ed28bab93b4b 100644 --- a/src/soc/intel/broadwell/acpi/pci_irqs.asl +++ b/src/soc/intel/broadwell/acpi/pci_irqs.asl @@ -86,4 +86,3 @@ Method(_PRT) }) } } - diff --git a/src/soc/intel/broadwell/acpi/smbus.asl b/src/soc/intel/broadwell/acpi/smbus.asl index e19aeff89777..b16d1293c13e 100644 --- a/src/soc/intel/broadwell/acpi/smbus.asl +++ b/src/soc/intel/broadwell/acpi/smbus.asl @@ -238,4 +238,3 @@ Device (SBUS) } #endif } - diff --git a/src/soc/intel/broadwell/acpi/xhci.asl b/src/soc/intel/broadwell/acpi/xhci.asl index e407b84b9967..b373ce716e99 100644 --- a/src/soc/intel/broadwell/acpi/xhci.asl +++ b/src/soc/intel/broadwell/acpi/xhci.asl @@ -368,4 +368,3 @@ Device (XHCI) Device (PRT6) { Name (_ADR, 6) } // USB Port 5 } } - diff --git a/src/soc/intel/broadwell/adsp.c b/src/soc/intel/broadwell/adsp.c index 6eb5bb31a8f2..ae8dc73684d9 100644 --- a/src/soc/intel/broadwell/adsp.c +++ b/src/soc/intel/broadwell/adsp.c @@ -164,4 +164,3 @@ static const struct pci_driver pch_adsp __pci_driver = { .vendor = PCI_VENDOR_ID_INTEL, .devices = pci_device_ids, }; - diff --git a/src/soc/intel/broadwell/bootblock/timestamp.inc b/src/soc/intel/broadwell/bootblock/timestamp.inc index f565775ed899..3db5c35c4d49 100644 --- a/src/soc/intel/broadwell/bootblock/timestamp.inc +++ b/src/soc/intel/broadwell/bootblock/timestamp.inc @@ -16,4 +16,3 @@ stash_timestamp: /* Restore the BIST value to %eax */ movl %ebp, %eax - diff --git a/src/soc/intel/broadwell/microcode/microcode_blob.c b/src/soc/intel/broadwell/microcode/microcode_blob.c index 1df4a4fc8949..412fedcba167 100644 --- a/src/soc/intel/broadwell/microcode/microcode_blob.c +++ b/src/soc/intel/broadwell/microcode/microcode_blob.c @@ -20,4 +20,3 @@ unsigned microcode[] = { #include "../../../../../3rdparty/blobs/soc/intel/broadwell/microcode_blob.h" }; - diff --git a/src/soc/intel/broadwell/romstage/cache_as_ram.inc b/src/soc/intel/broadwell/romstage/cache_as_ram.inc index 4f1fdb8cfcdc..ba90c25c7250 100644 --- a/src/soc/intel/broadwell/romstage/cache_as_ram.inc +++ b/src/soc/intel/broadwell/romstage/cache_as_ram.inc @@ -338,4 +338,3 @@ mtrr_table: .word 0x20C, 0x20D, 0x20E, 0x20F .word 0x210, 0x211, 0x212, 0x213 mtrr_table_end: - diff --git a/src/soc/intel/fsp_baytrail/acpi/irqroute.asl b/src/soc/intel/fsp_baytrail/acpi/irqroute.asl index 535913729eb7..aa9b5de96db9 100644 --- a/src/soc/intel/fsp_baytrail/acpi/irqroute.asl +++ b/src/soc/intel/fsp_baytrail/acpi/irqroute.asl @@ -47,4 +47,3 @@ PCIE_BRIDGE_IRQ_ROUTES #undef PIC_MODE #include "irq_helper.h" PCIE_BRIDGE_IRQ_ROUTES - diff --git a/src/soc/marvell/bg4cd/include/soc/i2c.h b/src/soc/marvell/bg4cd/include/soc/i2c.h index 2cd7ee699858..fcae571900b6 100644 --- a/src/soc/marvell/bg4cd/include/soc/i2c.h +++ b/src/soc/marvell/bg4cd/include/soc/i2c.h @@ -23,4 +23,3 @@ void i2c_init(unsigned int bus, unsigned int hz); #endif - diff --git a/src/soc/nvidia/tegra/usb.c b/src/soc/nvidia/tegra/usb.c index 1c0774f06ef8..5520c4f32595 100644 --- a/src/soc/nvidia/tegra/usb.c +++ b/src/soc/nvidia/tegra/usb.c @@ -216,4 +216,3 @@ void usb_setup_utmip(void *usb_base) usb_ehci_reset_and_prepare(usb, USB_PHY_UTMIP); printk(BIOS_DEBUG, "USB controller @ %p set up with UTMI+ PHY\n",usb_base); } - diff --git a/src/soc/nvidia/tegra124/display.c b/src/soc/nvidia/tegra124/display.c index 29513d451708..e07debc0227d 100644 --- a/src/soc/nvidia/tegra124/display.c +++ b/src/soc/nvidia/tegra124/display.c @@ -342,4 +342,3 @@ void display_startup(device_t dev) edid.framebuffer_bits_per_pixel = config->framebuffer_bits_per_pixel; set_vbe_mode_info_valid(&edid, (uintptr_t)(framebuffer_base_mb*MiB)); } - diff --git a/src/soc/nvidia/tegra124/include/soc/clock.h b/src/soc/nvidia/tegra124/include/soc/clock.h index 3133d0f76ad1..3c92ef499341 100644 --- a/src/soc/nvidia/tegra124/include/soc/clock.h +++ b/src/soc/nvidia/tegra124/include/soc/clock.h @@ -307,4 +307,3 @@ void sor_clock_stop(void); void sor_clock_start(void); #endif /* __SOC_NVIDIA_TEGRA124_CLOCK_H__ */ - diff --git a/src/soc/nvidia/tegra132/include/soc/clock.h b/src/soc/nvidia/tegra132/include/soc/clock.h index 8844827ef98a..fc789430309f 100644 --- a/src/soc/nvidia/tegra132/include/soc/clock.h +++ b/src/soc/nvidia/tegra132/include/soc/clock.h @@ -410,4 +410,3 @@ void sor_clock_start(void); void clock_enable_audio(void); #endif /* __SOC_NVIDIA_TEGRA132_CLOCK_H__ */ - diff --git a/src/soc/qualcomm/ipq806x/gpio.c b/src/soc/qualcomm/ipq806x/gpio.c index c40b52110167..35a3283bce20 100644 --- a/src/soc/qualcomm/ipq806x/gpio.c +++ b/src/soc/qualcomm/ipq806x/gpio.c @@ -151,4 +151,3 @@ void gpio_input(gpio_t gpio) gpio_tlmm_config_set(gpio, GPIO_FUNC_DISABLE, GPIO_NO_PULL, GPIO_2MA, GPIO_DISABLE); } - diff --git a/src/soc/qualcomm/ipq806x/include/soc/ipq_timer.h b/src/soc/qualcomm/ipq806x/include/soc/ipq_timer.h index 4e1ef34294fc..7bbce24df015 100644 --- a/src/soc/qualcomm/ipq806x/include/soc/ipq_timer.h +++ b/src/soc/qualcomm/ipq806x/include/soc/ipq_timer.h @@ -36,5 +36,3 @@ #define DGT_ENABLE_EN 1 #define SPSS_TIMER_STATUS_DGT_EN (1 << 0) - - diff --git a/src/soc/qualcomm/ipq806x/include/soc/ipq_uart.h b/src/soc/qualcomm/ipq806x/include/soc/ipq_uart.h index f1b05b0c0c9a..f499b9b39064 100644 --- a/src/soc/qualcomm/ipq806x/include/soc/ipq_uart.h +++ b/src/soc/qualcomm/ipq806x/include/soc/ipq_uart.h @@ -270,4 +270,3 @@ enum MSM_BOOT_UART_DM_BITS_PER_CHAR { void ipq806x_uart_init(void); #endif /* __UART_DM_H__ */ - diff --git a/src/soc/qualcomm/ipq806x/mbn_header.h b/src/soc/qualcomm/ipq806x/mbn_header.h index 96e6ae7a4b58..a58242b9a267 100644 --- a/src/soc/qualcomm/ipq806x/mbn_header.h +++ b/src/soc/qualcomm/ipq806x/mbn_header.h @@ -34,4 +34,3 @@ struct mbn_header { }; #endif - diff --git a/src/soc/rockchip/rk3288/include/soc/i2c.h b/src/soc/rockchip/rk3288/include/soc/i2c.h index 9162df059958..2e0d5c5acce0 100644 --- a/src/soc/rockchip/rk3288/include/soc/i2c.h +++ b/src/soc/rockchip/rk3288/include/soc/i2c.h @@ -25,4 +25,3 @@ void software_i2c_attach(unsigned bus); void software_i2c_detach(unsigned bus); #endif - diff --git a/src/soc/rockchip/rk3288/include/soc/pwm.h b/src/soc/rockchip/rk3288/include/soc/pwm.h index 3b7085849463..0240556c297b 100644 --- a/src/soc/rockchip/rk3288/include/soc/pwm.h +++ b/src/soc/rockchip/rk3288/include/soc/pwm.h @@ -23,4 +23,3 @@ void pwm_init(u32 id, u32 period_ns, u32 duty_ns); #endif - diff --git a/src/soc/samsung/exynos5420/smp.c b/src/soc/samsung/exynos5420/smp.c index eeb35c762657..db6aa929a8f5 100644 --- a/src/soc/samsung/exynos5420/smp.c +++ b/src/soc/samsung/exynos5420/smp.c @@ -303,4 +303,3 @@ void exynos5420_config_smp(void) init_exynos_cpu_states(); configure_secondary_cores(); } - diff --git a/src/southbridge/amd/amd8131/Kconfig b/src/southbridge/amd/amd8131/Kconfig index 30f3f46818b9..f3418dc93c47 100644 --- a/src/southbridge/amd/amd8131/Kconfig +++ b/src/southbridge/amd/amd8131/Kconfig @@ -19,4 +19,3 @@ config SOUTHBRIDGE_AMD_AMD8131 bool - diff --git a/src/southbridge/amd/cimx/sb700/Kconfig b/src/southbridge/amd/cimx/sb700/Kconfig index 728ee45f956c..e0bffab7f042 100644 --- a/src/southbridge/amd/cimx/sb700/Kconfig +++ b/src/southbridge/amd/cimx/sb700/Kconfig @@ -68,4 +68,3 @@ config REDIRECT_SBCIMX_TRACE_TO_SERIAL Warning: Only enable this option when debuging or tracing AMD CIMX code. endif #SOUTHBRIDGE_AMD_CIMX_SB700 - diff --git a/src/southbridge/amd/cimx/sb800/Kconfig b/src/southbridge/amd/cimx/sb800/Kconfig index 3331f2ff4422..4bbdb4a3c443 100644 --- a/src/southbridge/amd/cimx/sb800/Kconfig +++ b/src/southbridge/amd/cimx/sb800/Kconfig @@ -223,4 +223,3 @@ config SB800_IMC_FAN_CONTROL endchoice endif #SOUTHBRIDGE_AMD_CIMX_SB800 - diff --git a/src/southbridge/amd/cimx/sb900/Kconfig b/src/southbridge/amd/cimx/sb900/Kconfig index c9da62a849aa..4693bb2d3a34 100644 --- a/src/southbridge/amd/cimx/sb900/Kconfig +++ b/src/southbridge/amd/cimx/sb900/Kconfig @@ -55,4 +55,3 @@ config BOOTBLOCK_SOUTHBRIDGE_INIT default "southbridge/amd/cimx/sb900/bootblock.c" endif #SOUTHBRIDGE_AMD_CIMX_SB900 - diff --git a/src/southbridge/amd/cs5536/Kconfig b/src/southbridge/amd/cs5536/Kconfig index dc628ecef688..95abc92ca553 100644 --- a/src/southbridge/amd/cs5536/Kconfig +++ b/src/southbridge/amd/cs5536/Kconfig @@ -20,4 +20,3 @@ config SOUTHBRIDGE_AMD_CS5536 bool select UDELAY_TSC - diff --git a/src/southbridge/amd/rs780/Kconfig b/src/southbridge/amd/rs780/Kconfig index ad777b993ff4..f0a392f1d785 100644 --- a/src/southbridge/amd/rs780/Kconfig +++ b/src/southbridge/amd/rs780/Kconfig @@ -19,4 +19,3 @@ config SOUTHBRIDGE_AMD_RS780 bool - diff --git a/src/southbridge/intel/i3100/Kconfig b/src/southbridge/intel/i3100/Kconfig index eef30ef5d7a7..1dd0931779ec 100644 --- a/src/southbridge/intel/i3100/Kconfig +++ b/src/southbridge/intel/i3100/Kconfig @@ -10,4 +10,3 @@ config HPET_MIN_TICKS default 0x90 endif - diff --git a/src/southbridge/intel/i82801ax/Kconfig b/src/southbridge/intel/i82801ax/Kconfig index 41e0b3310521..7899faa74e9f 100644 --- a/src/southbridge/intel/i82801ax/Kconfig +++ b/src/southbridge/intel/i82801ax/Kconfig @@ -22,4 +22,3 @@ config SOUTHBRIDGE_INTEL_I82801AX select IOAPIC select HAVE_HARD_RESET select USE_WATCHDOG_ON_BOOT - diff --git a/src/southbridge/intel/i82801bx/Kconfig b/src/southbridge/intel/i82801bx/Kconfig index 0378213893d9..f0e8e9db9f3c 100644 --- a/src/southbridge/intel/i82801bx/Kconfig +++ b/src/southbridge/intel/i82801bx/Kconfig @@ -22,4 +22,3 @@ config SOUTHBRIDGE_INTEL_I82801BX select IOAPIC select HAVE_HARD_RESET select USE_WATCHDOG_ON_BOOT - diff --git a/src/southbridge/intel/i82801gx/Kconfig b/src/southbridge/intel/i82801gx/Kconfig index af526c3fdd81..acbac83ec1a0 100644 --- a/src/southbridge/intel/i82801gx/Kconfig +++ b/src/southbridge/intel/i82801gx/Kconfig @@ -42,4 +42,3 @@ config HPET_MIN_TICKS default 0x80 endif - diff --git a/src/southbridge/intel/i82801ix/Kconfig b/src/southbridge/intel/i82801ix/Kconfig index 9b2d4ce02676..77fb6344fb72 100644 --- a/src/southbridge/intel/i82801ix/Kconfig +++ b/src/southbridge/intel/i82801ix/Kconfig @@ -43,4 +43,3 @@ config BOOTBLOCK_SOUTHBRIDGE_INIT default "southbridge/intel/i82801ix/bootblock.c" endif - diff --git a/src/southbridge/intel/sch/Kconfig b/src/southbridge/intel/sch/Kconfig index fc90f262bddb..23bee0ea0044 100644 --- a/src/southbridge/intel/sch/Kconfig +++ b/src/southbridge/intel/sch/Kconfig @@ -51,4 +51,3 @@ config HPET_MIN_TICKS default 0x80 endif - diff --git a/src/southbridge/ricoh/rl5c476/Kconfig b/src/southbridge/ricoh/rl5c476/Kconfig index a2f1386a9da1..86e8ab982149 100644 --- a/src/southbridge/ricoh/rl5c476/Kconfig +++ b/src/southbridge/ricoh/rl5c476/Kconfig @@ -19,4 +19,3 @@ config SOUTHBRIDGE_RICOH_RL5C476 bool - diff --git a/src/southbridge/sis/sis966/Kconfig b/src/southbridge/sis/sis966/Kconfig index 1fbd57d7dcc6..390589ce0cb9 100644 --- a/src/southbridge/sis/sis966/Kconfig +++ b/src/southbridge/sis/sis966/Kconfig @@ -11,4 +11,3 @@ config BOOTBLOCK_SOUTHBRIDGE_INIT config EHCI_BAR hex default 0xfef00000 if SOUTHBRIDGE_SIS_SIS966 - diff --git a/src/southbridge/ti/pci7420/Kconfig b/src/southbridge/ti/pci7420/Kconfig index 9bd610d762ca..1bfe01144c52 100644 --- a/src/southbridge/ti/pci7420/Kconfig +++ b/src/southbridge/ti/pci7420/Kconfig @@ -19,4 +19,3 @@ config SOUTHBRIDGE_TI_PCI7420 bool - diff --git a/src/southbridge/ti/pcixx12/Kconfig b/src/southbridge/ti/pcixx12/Kconfig index d306efafbb6d..d7cfc17427cb 100644 --- a/src/southbridge/ti/pcixx12/Kconfig +++ b/src/southbridge/ti/pcixx12/Kconfig @@ -19,4 +19,3 @@ config SOUTHBRIDGE_TI_PCIXX12 bool - |