| Commit message (Expand) | Author | Age | Files | Lines | |
|---|---|---|---|---|---|
| * | arch/riscv: Pass cbmem_top to ramstage via calling argument | Arthur Heymans | 2019-11-10 | 1 | -0/+3 |
| * | Documentation: Advertise support for OpenSBI | Patrick Rudolph | 2019-08-06 | 1 | -1/+16 |
| * | Documentatioan: update stage handoff protocol | Xiang Wang | 2019-06-21 | 1 | -1/+1 |
| * | Documentation/riscv: Improve `index.md` | Paul Menzel | 2018-10-30 | 1 | -11/+10 |
| * | riscv: add documentation for stages and payloads | Ronald G. Minnich | 2018-09-15 | 1 | -0/+47 |
 |
index : coreboot.git | |
| Coreboot firmware sources | coreboot |
| summaryrefslogtreecommitdiffstats |