| Commit message (Expand) | Author | Age | Files | Lines | |
|---|---|---|---|---|---|
| * | util/spd_tools: Limit memory speed to 5500 Mbps for Sabrina | Karthikeyan Ramasubramanian | 2022-07-19 | 1 | -1/+1 |
| * | util/spd_tools: Add Intel Meteor Lake (MTL) platform | Subrata Banik | 2022-07-14 | 1 | -0/+1 |
| * | spd/lp5: Generate initial SPDs for Sabrina SoC | Karthikeyan Ramasubramanian | 2022-02-10 | 1 | -0/+1 |
| * | spd: Add lp5 directory with empty memory_parts file | Reka Norman | 2021-11-05 | 1 | -0/+4 |
 |
index : coreboot.git | |
| Coreboot firmware sources | coreboot |
| summaryrefslogtreecommitdiffstats |