summaryrefslogtreecommitdiffstats
path: root/src/arch/riscv/boot.c
Commit message (Expand)AuthorAgeFilesLines
* riscv: workaround selfboot putting the coreboot table into prog_entry_argXiang Wang2019-06-231-0/+7
* src: Add missing include 'console.h'Elyes HAOUAS2019-04-231-1/+0
* riscv: Simplify payload handlingXiang Wang2019-02-021-14/+17
* buildsystem: Promote rules.h to default includeKyösti Mälkki2019-01-161-1/+0
* riscv: add support to block smp in each stageXiang Wang2018-11-051-1/+7
* selfboot: remove bounce buffersRonald G. Minnich2018-10-111-5/+0
* arch/riscv: Pass the bootrom-provided FDT to the payloadJonathan Neuschäfer2018-02-201-4/+19
* arch/riscv: Don't set up virtual memoryJonathan Neuschäfer2018-02-201-1/+0
* riscv: Remove config string supportJonathan Neuschäfer2017-12-021-2/+1
* riscv: start to use the configstring functionsRonald G. Minnich2016-11-121-2/+5
* RISCV: Clean up the common architectural codeRonald G. Minnich2016-10-241-0/+4
* arch/riscv: Unconditionally start payloads in machine modeJonathan Neuschäfer2016-07-141-4/+2
* die() when attempting to use bounce buffer on non-i386.Vladimir Serbinenko2016-02-221-0/+5
* lib: remove assets infrastructureAaron Durbin2015-12-101-1/+1
* tree: drop last paragraph of GPL copyright headerPatrick Georgi2015-10-311-4/+0
* RISCV: modify arch_prog_run to handle payloads correctly.Ronald G. Minnich2015-09-231-3/+11
* Remove address from GPLv2 headersPatrick Georgi2015-05-211-1/+1
* program loading: unify on struct progAaron Durbin2015-04-031-5/+0
* program loading: add prog_run() functionAaron Durbin2015-04-031-4/+10
* program loading: introduce struct progAaron Durbin2015-04-031-4/+1
* loaders: add program_loading.h header fileAaron Durbin2015-03-201-1/+1
* Add UCB RISCV support for architecture, soc, and emulation mainboard..Ronald G. Minnich2014-12-011-0/+30
generated by cgit v1.2.3 (git 2.25.1) at 2024-06-12 15:00:09 +0000