| Commit message (Expand) | Author | Age | Files | Lines | |
|---|---|---|---|---|---|
| * | riscv: Add initial support for 32bit boards | Philipp Hug | 2019-02-13 | 1 | -1/+2 |
| * | riscv: add support to block smp in each stage | Xiang Wang | 2018-11-05 | 1 | -0/+3 |
| * | arch/riscv: Update comment about mstatus initialization | Jonathan Neuschäfer | 2018-10-06 | 1 | -1/+1 |
| * | riscv: add entry assembly file for RAMSTAGE | Xiang Wang | 2018-09-05 | 1 | -0/+53 |
 |
index : coreboot.git | |
| Coreboot firmware sources | coreboot |
| summaryrefslogtreecommitdiffstats |