summaryrefslogtreecommitdiffstats
path: root/src/arch/riscv/trap_handler.c
Commit message (Expand)AuthorAgeFilesLines
* src: Use 'include <string.h>' when appropriateElyes HAOUAS2019-03-201-1/+0
* riscv: Show hart id in trap handlerPhilipp Hug2019-02-021-0/+2
* src: Add required space after "switch"Elyes HAOUAS2018-11-191-1/+1
* riscv: add support for supervisor binary interface (SBI)Xiang Wang2018-11-051-1/+19
* riscv: simplify timer interrupt handlingPhilipp Hug2018-10-301-52/+9
* riscv: update misaligned memory access exception handlingXiang Wang2018-09-101-62/+14
* arch/riscv: Update encoding.h and adjust related codeJonathan Neuschäfer2018-02-201-6/+11
* riscv: Remove config string supportJonathan Neuschäfer2017-12-021-1/+0
* arch/riscv: Remove the current SBI implementationJonathan Neuschäfer2017-12-021-53/+1
* arch/riscv: Return from trap_handler instead of jumping outJonathan Neuschäfer2017-12-021-6/+3
* arch/riscv: Unify trap returnJonathan Neuschäfer2017-12-021-3/+3
* arch/riscv: gettimer: Don't use the config stringJonathan Neuschäfer2017-11-071-7/+9
* arch/riscv: trap handler: Print load/store access width in bitsJonathan Neuschäfer2017-09-271-2/+2
* src: change coreboot to lowercaseMartin Roth2017-06-071-2/+2
* riscv: Move mcall numbers to mcall.h, adjust their namesJonathan Neuschäfer2017-01-161-16/+8
* riscv: get SBI calls to workRonald G. Minnich2017-01-161-7/+5
* riscv: Add support for timer interruptsRonald G. Minnich2016-12-181-2/+77
* riscv: Unify SBI call implementations under arch/riscv/Jonathan Neuschäfer2016-11-071-1/+1
* riscv: Add a bandaid for the new toolchainRonald G. Minnich2016-11-021-1/+1
* arch/riscv: In trap handler, don't print SP twice4.5Jonathan Neuschäfer2016-10-181-2/+0
* arch/riscv: Visually align trap frame informationJonathan Neuschäfer2016-10-151-4/+4
* riscv and power8: Convert printk/while(1) to dieJonathan Neuschäfer2016-10-151-4/+2
* arch/riscv: Add missing "break;"Jonathan Neuschäfer2016-08-291-0/+1
* arch/riscv: Implement the SBI againJonathan Neuschäfer2016-08-231-25/+18
* arch/riscv: Fix unaligned memory access emulationJonathan Neuschäfer2016-08-231-12/+20
* arch/riscv: Improve and refactor trap handling diagnosticsJonathan Neuschäfer2016-08-151-62/+72
* arch/riscv: Enable unaligned load handlingJonathan Neuschäfer2016-07-191-2/+2
* arch/riscv: Show fault PC and load address on load access faultsJonathan Neuschäfer2016-06-281-0/+2
* RISC-V: Add more debug info to debug printksAndrew Waterman2016-02-191-2/+5
* RISC-V: Make inline asm usage saferAndrew Waterman2016-02-191-7/+5
* tree: drop last paragraph of GPL copyright headerPatrick Georgi2015-10-311-4/+0
* riscv-trap-handling: Add functionality, prevent stack corruptionThaminda Edirisooriya2015-09-151-0/+29
* riscv-trap-handling: Add implementation for trap calls in riscvThaminda Edirisooriya2015-09-101-0/+193
generated by cgit v1.2.3 (git 2.25.1) at 2024-06-12 19:59:16 +0000