index
:
coreboot.git
24.02_branch
4.1
4.10_branch
4.11_branch
4.12_branch
4.14_branch
4.15_branch
4.16_branch
4.18_branch
4.19_branch
4.2
4.20_branch
4.22_branch
4.3
4.4
4.8_branch
classic-2014.10
coreboot-v1
coreboot-v3
main
master
rampayload
Coreboot firmware sources
coreboot
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
src
/
arch
/
riscv
/
trap_handler.c
Commit message (
Expand
)
Author
Age
Files
Lines
*
treewide: Remove "this file is part of" lines
Patrick Georgi
2020-05-11
1
-1
/
+0
*
src/arch/riscv: Convert to SPDX license header
Patrick Georgi
2020-03-06
1
-12
/
+2
*
src: Use 'include <string.h>' when appropriate
Elyes HAOUAS
2019-03-20
1
-1
/
+0
*
riscv: Show hart id in trap handler
Philipp Hug
2019-02-02
1
-0
/
+2
*
src: Add required space after "switch"
Elyes HAOUAS
2018-11-19
1
-1
/
+1
*
riscv: add support for supervisor binary interface (SBI)
Xiang Wang
2018-11-05
1
-1
/
+19
*
riscv: simplify timer interrupt handling
Philipp Hug
2018-10-30
1
-52
/
+9
*
riscv: update misaligned memory access exception handling
Xiang Wang
2018-09-10
1
-62
/
+14
*
arch/riscv: Update encoding.h and adjust related code
Jonathan Neuschäfer
2018-02-20
1
-6
/
+11
*
riscv: Remove config string support
Jonathan Neuschäfer
2017-12-02
1
-1
/
+0
*
arch/riscv: Remove the current SBI implementation
Jonathan Neuschäfer
2017-12-02
1
-53
/
+1
*
arch/riscv: Return from trap_handler instead of jumping out
Jonathan Neuschäfer
2017-12-02
1
-6
/
+3
*
arch/riscv: Unify trap return
Jonathan Neuschäfer
2017-12-02
1
-3
/
+3
*
arch/riscv: gettimer: Don't use the config string
Jonathan Neuschäfer
2017-11-07
1
-7
/
+9
*
arch/riscv: trap handler: Print load/store access width in bits
Jonathan Neuschäfer
2017-09-27
1
-2
/
+2
*
src: change coreboot to lowercase
Martin Roth
2017-06-07
1
-2
/
+2
*
riscv: Move mcall numbers to mcall.h, adjust their names
Jonathan Neuschäfer
2017-01-16
1
-16
/
+8
*
riscv: get SBI calls to work
Ronald G. Minnich
2017-01-16
1
-7
/
+5
*
riscv: Add support for timer interrupts
Ronald G. Minnich
2016-12-18
1
-2
/
+77
*
riscv: Unify SBI call implementations under arch/riscv/
Jonathan Neuschäfer
2016-11-07
1
-1
/
+1
*
riscv: Add a bandaid for the new toolchain
Ronald G. Minnich
2016-11-02
1
-1
/
+1
*
arch/riscv: In trap handler, don't print SP twice
4.5
Jonathan Neuschäfer
2016-10-18
1
-2
/
+0
*
arch/riscv: Visually align trap frame information
Jonathan Neuschäfer
2016-10-15
1
-4
/
+4
*
riscv and power8: Convert printk/while(1) to die
Jonathan Neuschäfer
2016-10-15
1
-4
/
+2
*
arch/riscv: Add missing "break;"
Jonathan Neuschäfer
2016-08-29
1
-0
/
+1
*
arch/riscv: Implement the SBI again
Jonathan Neuschäfer
2016-08-23
1
-25
/
+18
*
arch/riscv: Fix unaligned memory access emulation
Jonathan Neuschäfer
2016-08-23
1
-12
/
+20
*
arch/riscv: Improve and refactor trap handling diagnostics
Jonathan Neuschäfer
2016-08-15
1
-62
/
+72
*
arch/riscv: Enable unaligned load handling
Jonathan Neuschäfer
2016-07-19
1
-2
/
+2
*
arch/riscv: Show fault PC and load address on load access faults
Jonathan Neuschäfer
2016-06-28
1
-0
/
+2
*
RISC-V: Add more debug info to debug printks
Andrew Waterman
2016-02-19
1
-2
/
+5
*
RISC-V: Make inline asm usage safer
Andrew Waterman
2016-02-19
1
-7
/
+5
*
tree: drop last paragraph of GPL copyright header
Patrick Georgi
2015-10-31
1
-4
/
+0
*
riscv-trap-handling: Add functionality, prevent stack corruption
Thaminda Edirisooriya
2015-09-15
1
-0
/
+29
*
riscv-trap-handling: Add implementation for trap calls in riscv
Thaminda Edirisooriya
2015-09-10
1
-0
/
+193