summaryrefslogtreecommitdiffstats
path: root/src/arch
Commit message (Expand)AuthorAgeFilesLines
* vboot: split class in library and stagePatrick Georgi2015-04-305-4/+12
* arch/arm: only include subdirectories for ARM buildsPatrick Georgi2015-04-301-5/+3
* Use __ROMSTAGE__ to denote romstagePatrick Georgi2015-04-291-2/+2
* arm: guard verstage rulesAaron Durbin2015-04-281-0/+4
* vboot2: Build verstage archive, then use that for building the stagePatrick Georgi2015-04-282-4/+4
* arch/arm: Move inclusion of timestamps.c to the right directoryPatrick Georgi2015-04-282-2/+4
* arch/arm64: update mmu translation table granule size, logic and macrosJimmy Huang2015-04-272-51/+40
* arm64: save/restore cptr_el3 and cpacr_el1 registersJoseph Lo2015-04-274-2/+23
* arm64: implement CPU power down sequence as per A57/A53/A72 TRMJoseph Lo2015-04-275-0/+126
* arm64: introduce data cache ops by set/way to the level specifiedJoseph Lo2015-04-277-60/+184
* arm64: perform early setup in secmon tooJoseph Lo2015-04-272-0/+2
* arm64: Allow cpu specific early setupFurquan Shaikh2015-04-278-1/+134
* armv8/secmon: Disable and Enable GIC in PSCI pathFurquan Shaikh2015-04-222-0/+5
* armv8/secmon: Correct PSCI function idsFurquan Shaikh2015-04-222-3/+7
* armv8/secmon: Correct names for SMC macrosFurquan Shaikh2015-04-221-6/+8
* arm64: save and restore cntfrq for secondary cpusJimmy Huang2015-04-225-1/+33
* arm64: add arm64_arch_timer_init functionJoseph Lo2015-04-222-0/+15
* arch/armv7: Add API to disable MMU pages.Deepa Dinamani2015-04-222-1/+24
* arm64: Correct shareability option for normal memoryFurquan Shaikh2015-04-222-0/+7
* google/urara: use board ID information to set up hardwareIonela Voinescu2015-04-221-1/+9
* arch/arm64: allow floating-point registers accessYen Lin2015-04-222-0/+41
* arm64: provide icache_invalidate_all()Aaron Durbin2015-04-223-3/+15
* armv7: preserve bootblock invocation parameterVadim Bendebury2015-04-212-2/+25
* Unify byte order macros and clrsetbitsJulius Werner2015-04-2114-361/+17
* arm(64): Change write32() argument order to match x86Julius Werner2015-04-215-14/+14
* arm(64): Replace write32() and friends with writel()Julius Werner2015-04-211-0/+2
* x86: Allow builds without ACPI tablesLee Leahy2015-04-211-0/+5
* arch/mips: simplify cache operationsIonela Voinescu2015-04-213-49/+35
* urara: Identity map DRAM/SRAMAndrew Bresticker2015-04-211-0/+2
* mips: Allow memory to be identity mapped in the TLBAndrew Bresticker2015-04-214-0/+240
* riscv: use new-style CBFS header lookupPatrick Georgi2015-04-182-25/+6
* armv7: set CBFS header to zeroVadim Bendebury2015-04-171-0/+2
* armv7: work around hang in bootblock startup codeDaisuke Nojiri2015-04-171-1/+1
* rk3288: Handle framebuffer through memlayout, not the resource systemJulius Werner2015-04-171-2/+9
* arch/mips: Fix bug when performing cache operationsIonela Voinescu2015-04-172-4/+20
* arm: allow custom stage entry codeDaisuke Nojiri2015-04-171-1/+4
* Kconfig: Fix incorrect CONFIG_STACK_SIZE values for X86 and ARM64Julius Werner2015-04-152-10/+0
* arm: Fix checkstack() to use correct stack sizeJulius Werner2015-04-142-0/+10
* rk3288: Add CBMEM console support and fix RETURN_FROM_VERSTAGEJulius Werner2015-04-142-2/+2
* timer: Reestablish init_timer(), consolidate timer initialization callsJulius Werner2015-04-142-0/+12
* CBFS: Automate ROM image layout and remove hardcoded offsetsJulius Werner2015-04-144-10/+4
* CBFS: Correct ROM_SIZE for ARM boards, use CBFS_SIZE for cbfstoolJulius Werner2015-04-145-6/+12
* arch/mips: provide proper cache primitivesIonela Voinescu2015-04-135-13/+144
* mips: disable caches in bootblock startup codeVadim Bendebury2015-04-131-0/+10
* arm: Add bootblock_mainboard_early_init() for pre-console initializationJulius Werner2015-04-133-4/+11
* urara: add support for DMA coherent memory areaIonela Voinescu2015-04-131-1/+1
* arch: armv7: Fix cache sync instructions.Deepa Dinamani2015-04-131-1/+9
* arm64: No need of invalidating cache line for secondary CPU stackFurquan Shaikh2015-04-101-10/+0
* arm64: Add support for save/restore registers for CPU startup.Furquan Shaikh2015-04-108-61/+201
* arm64: Add macro to invalidate stage 1 TLB entries at current ELFurquan Shaikh2015-04-101-0/+15
generated by cgit v1.2.3 (git 2.25.1) at 2024-06-02 14:12:30 +0000