summaryrefslogtreecommitdiffstats
path: root/src/arch
Commit message (Expand)AuthorAgeFilesLines
* x86: acpi: Add function for querying GPE statusDuncan Laurie2016-09-212-0/+8
* Makefiles: update cbfs types from bare numbers to valuesMartin Roth2016-09-211-1/+1
* arm_tf: Fix code style nits and commentsSimon Glass2016-09-201-5/+8
* Revert "x86: acpi: Add function for querying GPE status"Duncan Laurie2016-09-192-8/+0
* x86: acpi: Add function for querying GPE statusDuncan Laurie2016-09-192-0/+8
* arch/x86,lib: make cbmem console work in postcar stageAaron Durbin2016-09-191-0/+4
* arch/x86: move postcar main logic into CAaron Durbin2016-09-193-12/+34
* arch/acpi_ivrs.h: Update 8-byte IVRS entry valuesMartin Roth2016-09-151-3/+3
* src/arch: Improve code formattingElyes HAOUAS2016-09-127-119/+119
* arch/arm: Add armv7-r configurationHakim Giydan2016-09-124-3/+84
* arch/x86: Utilize additional MTRRs in postcar_frame_add_mtrrRizwan Qureshi2016-09-121-22/+37
* arch/x86: Always compile postcar library in romstageRizwan Qureshi2016-09-123-7/+19
* include/arch/acpi.h: change IVRS efr field to iommu_feature_infoMartin Roth2016-09-071-3/+3
* x86/acpi.c: use #define for IVRS revision fieldMartin Roth2016-09-071-1/+2
* arch/x86/include: Add #defines for IVRS tablesMartin Roth2016-09-071-0/+122
* arch/acpi.h: add #if guard to handle the absence of device_t typeAntonello Dettori2016-09-041-1/+1
* arch/riscv: Add missing "break;"Jonathan Neuschäfer2016-08-291-0/+1
* src/arch: Add required space before opening parenthesis '('Elyes HAOUAS2016-08-289-24/+24
* src/arch: Capitalize CPU and ACPIElyes HAOUAS2016-08-282-5/+5
* arch/riscv: Add functions to read/write memory on behalf of supervisor/user modeJonathan Neuschäfer2016-08-231-0/+47
* arch/riscv: Map the kernel space into RAM (2GiB+)Jonathan Neuschäfer2016-08-231-3/+3
* arch/riscv: Implement the SBI againJonathan Neuschäfer2016-08-235-26/+174
* arch/riscv: Enable U-mode/S-mode counters (stime, etc.)Jonathan Neuschäfer2016-08-231-0/+4
* arch/riscv: Fix unaligned memory access emulationJonathan Neuschäfer2016-08-231-12/+20
* arch/riscv: Delegate exceptions to supervisor mode if appropriateJonathan Neuschäfer2016-08-231-0/+10
* arch/riscv: Print the page table structure after constructionJonathan Neuschäfer2016-08-232-9/+78
* arch/arm & arm64: Remove unnecessary whitespace before "\n"Elyes HAOUAS2016-08-232-2/+2
* arch/riscv: Improve and refactor trap handling diagnosticsJonathan Neuschäfer2016-08-151-62/+72
* arch/riscv: Set the stack pointer upon trap entryJonathan Neuschäfer2016-08-151-1/+11
* arch/riscv: Fix the page table setup codeJonathan Neuschäfer2016-08-111-2/+5
* arch/riscv: Update encoding.h and dependent filesJonathan Neuschäfer2016-08-113-746/+829
* acpi: Generate object for coreboot table regionDuncan Laurie2016-08-064-0/+42
* src/arch/riscv/id.S: Don't hardcode the stringsJonathan Neuschäfer2016-08-041-3/+3
* ACPI: Add code to create root port entry in DMAR tableWerner Zeh2016-08-032-0/+9
* ACPI: Add code to include ATSR structure in DMAR tableWerner Zeh2016-08-032-0/+32
* arch/riscv: Add include/arch/barrier.hJonathan Neuschäfer2016-08-023-3/+42
* Remove non-ascii & unprintable charactersMartin Roth2016-08-012-4/+4
* arch/x86: Enable postcar consoleLee Leahy2016-08-011-0/+5
* arch/x86: Display MTRRs after MTRR update in postcarLee Leahy2016-08-011-0/+5
* src/arch: Capitalize CPU, RAM and ROMElyes HAOUAS2016-07-3110-18/+18
* arch/riscv: Refactor bootblock.SJonathan Neuschäfer2016-07-283-124/+55
* arch/riscv: Only initialize virtual memory if it's availableJonathan Neuschäfer2016-07-281-10/+16
* arch/riscv: Remove spinlock code from atomic.hJonathan Neuschäfer2016-07-281-29/+0
* arch/x86: Add bootblock and postcar support for SOC MTRR accessLee Leahy2016-07-272-0/+11
* arch/x86: Generate a map file for the postcar stageLee Leahy2016-07-261-0/+2
* arch/x86: Organize ramstage to match other stagesLee Leahy2016-07-261-51/+44
* arch/x86: Move romstage files into romstage sectionLee Leahy2016-07-261-18/+12
* arch/x86: Move postcar stage commands into placeLee Leahy2016-07-261-25/+30
* arch/riscv: Enable unaligned load handlingJonathan Neuschäfer2016-07-192-3/+3
* arch/riscv: Remove enter_supervisorJonathan Neuschäfer2016-07-182-6/+0
generated by cgit v1.2.3 (git 2.25.1) at 2024-10-15 01:15:08 +0000