summaryrefslogtreecommitdiffstats
path: root/src/cpu/amd/agesa/cache_as_ram.inc
Commit message (Expand)AuthorAgeFilesLines
* AGESA: Rename assembly from .inc to .SKyösti Mälkki2017-09-061-133/+0
* vendorcode/amd/agesa: Tidy up gcccar.incKyösti Mälkki2017-07-151-8/+5
* cpu/*: Add whitespace around '<<'Elyes HAOUAS2017-06-281-1/+1
* AGESA: Disable CAR with empty stackKyösti Mälkki2017-04-051-19/+12
* AGESA: BIST is already preservedKyösti Mälkki2017-04-051-8/+7
* AGESA: Move romstage main entry under cpuKyösti Mälkki2017-04-051-34/+3
* AGESA: Move amd_initmmio() callKyösti Mälkki2017-04-051-2/+7
* AGESA: Fix SSE regression and align stack earlyKyösti Mälkki2017-03-091-2/+6
* AGESA binaryPI: Fix cache-as-ram for x86_64Kyösti Mälkki2016-11-251-3/+4
* src/cpu: Capitalize ROM and RAMElyes HAOUAS2016-07-311-1/+1
* cpu/amd: remove .intel_syntaxPatrick Georgi2016-01-231-34/+31
* tree: drop last paragraph of GPL copyright headerPatrick Georgi2015-10-311-4/+0
* cpu: port amd/agesa to 64bitStefan Reinauer2015-07-211-2/+64
* Remove address from GPLv2 headersPatrick Georgi2015-05-211-1/+1
* Correct file permissions.Idwer Vollering2013-12-071-0/+0
* AMD AGESA: Remove INVD instruction when transitioning from CARBruce Griffith2013-08-161-2/+3
* GPLv2 notice: Unify all files to just use one space in »MA 02110-1301«Paul Menzel2013-03-011-1/+1
* AMD agesa: add enable cache at the end of disable_cache_as_ramSiyuan Wang2012-11-021-2/+6
* Replace cache control magic numbers with symbolsPatrick Georgi2012-04-251-1/+2
* S3 code in coreboot public folder.zbao2012-04-161-0/+7
* Add AMD Family 10 support to cpu folderefdesign982011-07-181-0/+97
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-18 13:14:34 +0000