summaryrefslogtreecommitdiffstats
path: root/src/cpu/amd
Commit message (Expand)AuthorAgeFilesLines
* cpu,soc/amd/*/Makefile: don't add cpu/x86/pae a second timeFelix Held2021-10-254-4/+0
* cpu,soc/x86: always include cpu/x86/mtrr on x86 CPUs/SoCsFelix Held2021-10-254-4/+0
* cpu: add missing arch/cpu.h includesFelix Held2021-09-171-0/+1
* cpu/x86/tsc: Deduplicate Makefile logicAngel Pons2021-09-084-4/+0
* AGESA f15tn: Hook up IDS options to KconfigAngel Pons2021-08-221-0/+1
* include/cpu/amd/msr: don't redefine the IA32_BIOS_SIGN_ID MSRFelix Held2021-07-161-1/+1
* src: use mca_clear_status function instead of open codingFelix Held2021-07-144-28/+4
* include/cpu/x86/msr: introduce IA32_MC_*(x) macrosFelix Held2021-07-144-4/+4
* cpu/amd/*/model_*_init: use mca_get_bank_count()Felix Held2021-07-124-12/+8
* src: Introduce `ARCH_ALL_STAGES_X86`Angel Pons2021-07-022-2/+0
* src: Move `select ARCH_X86` to platformsAngel Pons2021-06-302-0/+2
* cpu/amd/pi/00630F01: Remove unused directory and codeMichał Żygowski2021-05-279-310/+0
* cpu/x86: Only include smm code if CONFIG_HAVE_SMI_HANDLER=yArthur Heymans2021-05-185-5/+0
* cpu/amd/pi/00730F01/model_16_init.c: create correct MTRR solutionMichał Żygowski2021-05-131-37/+28
* cpu/amd/agesa/family15tn/fixme.cFrans Hendriks2021-01-281-7/+7
* arch/x86: Remove most C_ENV_BOOTBLOCK_SIZE limitsKyösti Mälkki2021-01-282-8/+0
* ACPI: Remove ACPI_NO_SMI_GNVSKyösti Mälkki2021-01-072-2/+0
* cbfs: Simplify load/map API names, remove type argumentsJulius Werner2020-12-021-2/+1
* cpu/amd/microcode: Remove dead MakefileArthur Heymans2020-11-221-2/+0
* cpu/amd/pi: Remove unused cpu code 00660F01Martin Roth2020-11-228-259/+0
* ACPI S3: Replace acpi_is_wakeup()Kyösti Mälkki2020-11-193-3/+3
* arch/x86: Introduce `ARCH_ALL_STAGES_X86_32`Angel Pons2020-09-262-8/+2
* src/cpu: Drop unneeded empty linesElyes HAOUAS2020-09-211-1/+0
* arch/x86: Drop CBMEM_TOP_BACKUPKyösti Mälkki2020-07-111-1/+1
* ACPI: Replace smm_setup_structures()Kyösti Mälkki2020-06-242-0/+2
* arch/x86: Remove NO_FIXED_XIP_ROM_SIZEKyösti Mälkki2020-06-152-2/+0
* amd/00730F01: Clean the Microcode updatingZheng Bao2020-06-104-157/+116
* amd/microcode: Change equivalant ID width to 16bitZheng Bao2020-06-022-3/+3
* src: Remove unused '#include <cpu/x86/lapic.h>'Elyes HAOUAS2020-06-021-1/+0
* src: Remove leading blank lines from SPDX headerElyes HAOUAS2020-05-1816-32/+0
* treewide: Remove "this file is part of" linesPatrick Georgi2020-05-1146-46/+0
* src/: Replace GPL boilerplate with SPDX headersPatrick Georgi2020-05-0916-144/+17
* treewide: replace GPLv2 long form headers with SPDX headerPatrick Georgi2020-05-062-22/+2
* treewide: Move "is part of the coreboot project" line in its own commentPatrick Georgi2020-05-062-4/+2
* acpi: Move ACPI table support out of arch/x86 (3/5)Furquan Shaikh2020-05-023-3/+3
* src/cpu: Use SPDX for GPL-2.0-only filesAngel Pons2020-04-0428-336/+56
* acpi: correct the processor devices scopeMichał Żygowski2020-03-256-12/+12
* src: capitalize 'PCIe'Elyes HAOUAS2020-03-041-2/+2
* AGESA,binaryPI: Drop remains of ROMCC_BOOTBLOCKKyösti Mälkki2019-12-206-139/+0
* AGESA,binaryPI: Enable lapic early for udelay()Kyösti Mälkki2019-12-203-18/+0
* AGESA fam14: Remove early PCI subsystem ID settingKyösti Mälkki2019-12-201-14/+0
* AGESA fam14: Remove early p-state settingKyösti Mälkki2019-12-201-4/+0
* arch/x86: Fix S3 resume without stage cacheKyösti Mälkki2019-12-191-1/+0
* sb/amd/cimx/sb800: Postpone Sb_Poweron_Init() callKyösti Mälkki2019-12-132-25/+0
* AGESA, binaryPI: implement C bootblockMichał Żygowski2019-12-112-0/+16
* AGESA: Reduce S3_DATA_SIZEKyösti Mälkki2019-12-041-1/+1
* cpu/amd/{agesa,pi}/Kconfig: select SSE2Michał Żygowski2019-11-292-0/+2
* binaryPI: Drop BINARYPI_LEGACY_WRAPPER supportKyösti Mälkki2019-11-274-101/+0
* binaryPI: Drop S3_DATA_POS and S3_DATA_SIZEKyösti Mälkki2019-11-271-8/+0
* Kconfig: comply to Linux 5.3's Kconfig language rulesPatrick Georgi2019-11-233-8/+8
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-13 14:18:06 +0000