index
:
coreboot.git
24.02_branch
4.1
4.10_branch
4.11_branch
4.12_branch
4.14_branch
4.15_branch
4.16_branch
4.18_branch
4.19_branch
4.2
4.20_branch
4.22_branch
4.3
4.4
4.8_branch
classic-2014.10
coreboot-v1
coreboot-v3
main
master
rampayload
Coreboot firmware sources
coreboot
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
src
/
cpu
/
intel
/
microcode
/
microcode.c
Commit message (
Expand
)
Author
Age
Files
Lines
*
treewide: Remove "this file is part of" lines
Patrick Georgi
2020-05-11
1
-1
/
+0
*
src/cpu: Use SPDX for GPL-2.0-only files
Angel Pons
2020-04-04
1
-12
/
+2
*
cpu/intel: Remove ROMCC header guards and code
Elyes HAOUAS
2019-12-17
1
-17
/
+1
*
console: Declare empty printk() for __ROMCC__
Kyösti Mälkki
2019-09-30
1
-16
/
+2
*
cpu/intel/: Clean up microcode update from __PRE_RAM__
Kyösti Mälkki
2019-09-26
1
-7
/
+1
*
AUTHORS: Move src/cpu/intel copyrights into AUTHORS file
Martin Roth
2019-09-10
1
-3
/
+0
*
cpu/intel/microcode: Enable verbose output
Philipp Deppenwiese
2019-01-29
1
-2
/
+14
*
buildsystem: Promote rules.h to default include
Kyösti Mälkki
2019-01-16
1
-1
/
+0
*
src: Remove unneeded include "{arch,cpu}/cpu.h"
Elyes HAOUAS
2018-11-12
1
-1
/
+1
*
src: Replace MSR addresses with macros
Elyes HAOUAS
2018-10-11
1
-5
/
+5
*
Move compiler.h to commonlib
Nico Huber
2018-10-08
1
-1
/
+0
*
cpu/intel/microcode: Add helper functions to get microcode info
Rizwan Qureshi
2018-07-30
1
-0
/
+20
*
compiler.h: add __weak macro
Aaron Durbin
2018-04-24
1
-1
/
+2
*
cpu/intel: Wrap lines at 80 columns
Lee Leahy
2017-03-16
1
-1
/
+2
*
cpu/intel: Fix the spacing issues
Lee Leahy
2017-03-16
1
-3
/
+3
*
src/cpu: Add required space before opening parenthesis '('
Elyes HAOUAS
2016-08-28
1
-1
/
+1
*
src/cpu: Remove unnecessary whitespace before "\n"
Elyes HAOUAS
2016-08-28
1
-1
/
+1
*
cpu/intel/microcode: allow microcode to be loaded in romstage
Aaron Durbin
2016-02-10
1
-4
/
+4
*
tree: drop last paragraph of GPL copyright header
Patrick Georgi
2015-10-31
1
-4
/
+0
*
Add SoC specific microcode update check in ramstage
Rizwan Qureshi
2015-07-29
1
-0
/
+16
*
cbfs: new API and better program loading
Aaron Durbin
2015-06-02
1
-7
/
+11
*
Remove address from GPLv2 headers
Patrick Georgi
2015-05-21
1
-1
/
+1
*
intel: fix microcode compilation failure in bootblock
Aaron Durbin
2014-01-28
1
-10
/
+8
*
cpu/intel: Make all Intel CPUs load microcode from CBFS
Alexandru Gagniuc
2014-01-16
1
-92
/
+4
*
cpu/intel: Do not rely on CBFS microcode having a terminator
Alexandru Gagniuc
2013-12-17
1
-16
/
+31
*
cpu: Rename CPU_MICROCODE_IN_CBFS to SUPPORT_CPU_UCODE_IN_CBFS
Alexandru Gagniuc
2013-12-13
1
-4
/
+4
*
Intel microcode: Return when `microcode_updates` is `NULL`
Vladimir Serbinenko
2013-04-23
1
-1
/
+9
*
intel microcode: split up microcode loading stages
Aaron Durbin
2013-03-19
1
-18
/
+110
*
Extend CBFS to support arbitrary ROM source media.
Hung-Te Lin
2013-01-30
1
-2
/
+3
*
Add spinlock to serialize Intel microcode updates
Stefan Reinauer
2012-11-13
1
-1
/
+12
*
buildsystem: Make CPU microcode updating more configurable
Alexandru Gagniuc
2012-09-05
1
-4
/
+4
*
Fix date output in Microcode update
Stefan Reinauer
2012-07-25
1
-2
/
+2
*
Add code to read Intel microcode from CBFS
Vadim Bendebury
2012-07-24
1
-0
/
+30
*
Fix register corruption during Intel Microcode update
Stefan Reinauer
2012-05-03
1
-1
/
+1
*
Don't include console.h in microcode.c when compiling with ROMCC
Stefan Reinauer
2012-05-02
1
-0
/
+2
*
microcode: print date of microcode and unify output
Stefan Reinauer
2012-04-26
1
-3
/
+5
*
Revamp Intel microcode update code
Stefan Reinauer
2012-04-26
1
-30
/
+49
*
cosmetical changes on intel's microcode.c
Stefan Reinauer
2010-05-26
1
-15
/
+14
*
Since some people disapprove of white space cleanups mixed in regular commits
Stefan Reinauer
2010-04-27
1
-1
/
+1
*
Drop \r\n and \n\r as both print_XXX and printk now do this internally.
Stefan Reinauer
2010-03-31
1
-2
/
+2
*
fix compiler warnings (trivial)
Stefan Reinauer
2009-01-20
1
-4
/
+4
*
- Add new cvs code to cvs
Eric Biederman
2004-10-14
1
-0
/
+111