summaryrefslogtreecommitdiffstats
path: root/src/cpu/intel/model_68x
Commit message (Expand)AuthorAgeFilesLines
* cpu: Rename Makefiles from .inc to .mkMartin Roth2024-01-241-0/+0
* arch/x86/include/cpu: introduce CPU_TABLE_END CPU table terminatorFelix Held2023-02-091-2/+1
* arch/x86/cpu: introduce and use device_match_maskFelix Held2023-02-081-6/+10
* cpu/x86/lapic: Move LAPIC configuration to MP initKyösti Mälkki2022-02-051-4/+0
* src/cpu: drop CPU_X86_CACHE_HELPER and x86_enable_cache wrapper functionFelix Held2021-10-262-2/+1
* cpu/intel/*/Kconfig: move selection of CPU_X86_CACHE_HELPERFelix Held2021-10-261-0/+1
* src: Introduce `ARCH_ALL_STAGES_X86`Angel Pons2021-07-021-1/+0
* src: Move `select ARCH_X86` to platformsAngel Pons2021-06-301-0/+1
* arch/x86: Introduce `ARCH_ALL_STAGES_X86_32`Angel Pons2020-09-261-4/+1
* treewide: Remove "this file is part of" linesPatrick Georgi2020-05-113-3/+0
* src/cpu: Replace GPLv2 long form headers with SPDX headerElyes HAOUAS2020-05-102-24/+2
* src/cpu: Use SPDX for GPL-2.0-only filesAngel Pons2020-04-041-13/+2
* cpu/intel/model_6?x{slot_1}: Leave enabling CONFIG_SMP to the mainboardKeith Hui2020-01-181-1/+0
* AUTHORS: Move src/cpu/intel copyrights into AUTHORS fileMartin Roth2019-09-103-7/+0
* Use 3rdparty/intel-microcodeArthur Heymans2019-07-011-1/+1
* src/cpu: Remove unneeded includesElyes HAOUAS2018-06-011-2/+0
* Constify struct cpu_device_id instancesJonathan Neuschäfer2017-11-231-1/+1
* src/cpu: Capitalize CPU, APIC and IOAPIC typo fixElyes HAOUAS2016-08-231-1/+1
* src/cpu: Capitalize CPUElyes HAOUAS2016-07-311-1/+1
* tree: drop last paragraph of GPL copyright headerPatrick Georgi2015-10-313-12/+0
* cpu: microcode: Use microcode stored in binary formatAlexandru Gagniuc2015-09-302-4/+1
* Remove address from GPLv2 headersPatrick Georgi2015-05-213-4/+3
* 3rdparty: move to 3rdparty/blobsPatrick Georgi2015-05-051-1/+1
* 3rdparty: Move to blobsPatrick Georgi2015-05-051-1/+1
* cpu/intel: (non-FSP) Remove microcode updates from treeAlexandru Gagniuc2015-02-2818-2934/+0
* cpu/intel (non-FSP): Use microcode from blobs repositoryAlexandru Gagniuc2015-02-281-18/+1
* vboot2: add verstageStefan Reinauer2015-01-271-0/+1
* {arch,cpu,drivers,ec}: Don't hide pointers behind typedefsEdward O'Callaghan2014-10-271-1/+1
* cpu: Trivial - drop trailing blank lines at EOFEdward O'Callaghan2014-07-081-1/+0
* Introduce stage-specific architecture for corebootFurquan Shaikh2014-05-061-1/+3
* Move ARCH_* from board/Kconfig to cpu or soc Kconfig.Furquan Shaikh2014-05-031-0/+1
* PCI: Drop includes under cpuKyösti Mälkki2014-02-121-1/+0
* cpu/intel: Remove dummy terminators from microcode blobsAlexandru Gagniuc2014-01-161-5/+0
* cpu/intel: Make all Intel CPUs load microcode from CBFSAlexandru Gagniuc2014-01-164-27/+28
* usbdebug: Drop old includesKyösti Mälkki2013-07-111-1/+0
* usbdebug: Drop temporary disables of log outputKyösti Mälkki2013-06-141-15/+0
* GPLv2 notice: Unify all files to just use one space in »MA 02110-1301«Paul Menzel2013-03-012-2/+2
* Get rid of drivers classPatrick Georgi2012-11-271-1/+1
* MTRR: get physical address size from CPUIDSven Schnelle2012-01-101-1/+1
* Add missing Intel Pentium II/III era CPU IDs.Uwe Hermann2010-10-041-0/+18
* Rename build system variables to be more intuitive, andPatrick Georgi2010-09-301-1/+1
* Factor out fill_processor_name() and strcpy() functions.Uwe Hermann2010-09-292-32/+3
* Create new socket for FCPGA370 and PGA370 CPU's for CAR. Add CAR support for ...Joseph Smith2010-06-2121-0/+3121
generated by cgit v1.2.3 (git 2.25.1) at 2024-07-04 01:05:04 +0000