summaryrefslogtreecommitdiffstats
path: root/src/cpu/intel/model_6ex
Commit message (Expand)AuthorAgeFilesLines
* Remove empty lines at end of fileElyes HAOUAS2015-06-081-1/+0
* Remove address from GPLv2 headersPatrick Georgi2015-05-212-3/+2
* 3rdparty: move to 3rdparty/blobsPatrick Georgi2015-05-051-1/+1
* 3rdparty: Move to blobsPatrick Georgi2015-05-051-1/+1
* cpu/intel: (non-FSP) Remove microcode updates from treeAlexandru Gagniuc2015-02-283-873/+0
* cpu/intel (non-FSP): Use microcode from blobs repositoryAlexandru Gagniuc2015-02-281-3/+1
* vboot2: add verstageStefan Reinauer2015-01-271-0/+1
* {arch,cpu,drivers,ec}: Don't hide pointers behind typedefsEdward O'Callaghan2014-10-271-1/+1
* x86 romstage: Move stack just below RAMTOPKyösti Mälkki2014-10-191-2/+1
* cpu: Trivial - drop trailing blank lines at EOFEdward O'Callaghan2014-07-081-1/+0
* Introduce stage-specific architecture for corebootFurquan Shaikh2014-05-061-1/+3
* Move ARCH_* from board/Kconfig to cpu or soc Kconfig.Furquan Shaikh2014-05-031-0/+1
* PCI: Drop includes under cpuKyösti Mälkki2014-02-121-1/+0
* cpu/intel: Remove dummy terminators from microcode blobsAlexandru Gagniuc2014-01-161-5/+0
* cpu/intel: Make all Intel CPUs load microcode from CBFSAlexandru Gagniuc2014-01-164-11/+13
* Re-declare CACHE_ROM_SIZE as aligned ROM_SIZE for MTRRKyösti Mälkki2014-01-151-2/+2
* usbdebug: Drop old includesKyösti Mälkki2013-07-111-1/+0
* usbdebug: Put ehci_debug_info in CAR_GLOBALKyösti Mälkki2013-07-101-5/+0
* usbdebug: Drop temporary disables of log outputKyösti Mälkki2013-06-141-15/+0
* copy_and_run: drop boot_complete parameterStefan Reinauer2013-05-081-5/+0
* GPLv2 notice: Unify all files to just use one space in »MA 02110-1301«Paul Menzel2013-03-011-1/+1
* speedstep: Deduplicate some MSR identifiersPatrick Georgi2013-02-091-8/+4
* Get rid of drivers classPatrick Georgi2012-11-271-1/+1
* Merge cpu/intel/acpi.h into cpu/intel/speedstep.hNico Huber2012-11-011-1/+0
* Synchronize rdtsc instructionsStefan Reinauer2012-08-091-0/+1
* Revert "Use broadcast SIPI to startup siblings"Sven Schnelle2012-07-312-0/+4
* Intel cpus: Extend cache to cover complete Flash DeviceKyösti Mälkki2012-07-041-3/+5
* Intel cpus: delete dead CAR code and whitespace fixesKyösti Mälkki2012-07-041-14/+2
* Intel cpus: use CPU_ADDR_BITS from Kconfig during CARKyösti Mälkki2012-07-041-2/+1
* Use broadcast SIPI to startup siblingsSven Schnelle2012-07-022-4/+0
* Replace cache control magic numbers with symbolsPatrick Georgi2012-04-251-7/+8
* Intel cpus: Include CAR from socketKyösti Mälkki2012-03-171-1/+0
* Intel cpus: use CPU_PHYSMASK_HI define in CARKyösti Mälkki2012-02-161-4/+7
* Intel cpus: apply un-written naming rulesKyösti Mälkki2012-02-101-1/+1
* MTRR: get physical address size from CPUIDSven Schnelle2012-01-101-1/+1
* Remove XIP_ROM_BASEPatrick Georgi2011-11-011-2/+2
* Fix slow CAR execution introduced by 7c7d87182feb78cb2bc02fb3558bef56a41682c9Rudolf Marek2011-10-301-1/+1
* Get rid of AUTO_XIP_ROM_BASEPatrick Georgi2011-10-281-8/+3
* Crank up CPU speed on Intel Core and Core2 CPUsPatrick Georgi2011-09-091-0/+14
* Enable caching for ROM area in model_6ex/cache_as_ram.incSven Schnelle2011-05-031-1/+11
* more ifdef -> if fixesStefan Reinauer2011-04-211-2/+2
* Use symbolic names for some MTRR bits instead of numbers in CAR codeStefan Reinauer2011-04-141-6/+6
* Unify use of post_codeAlexandru Gagniuc2011-04-111-2/+3
* Revert r5902 to make code more readable again. At least three people like toStefan Reinauer2011-01-191-15/+46
* factor out cpu power management base into a separate file. And fix a bug inStefan Reinauer2010-12-111-9/+1
* Remove some duplicate #include files (trivial).Uwe Hermann2010-10-071-1/+0
* Add comments to make it clear why these two lines are written like that:Uwe Hermann2010-10-021-0/+5
* Factor out common CAR asm snippets.Uwe Hermann2010-10-011-46/+15
* Cosmetics, whitespace and coding-style fixes for Intel CAR (trivial).Uwe Hermann2010-10-011-70/+69
* Rename build system variables to be more intuitive, andPatrick Georgi2010-09-301-1/+1
generated by cgit v1.2.3 (git 2.25.1) at 2024-10-22 17:15:43 +0000