summaryrefslogtreecommitdiffstats
path: root/src/cpu/intel/slot_1/l2_cache.c
Commit message (Expand)AuthorAgeFilesLines
* cpu: add missing arch/cpu.h includesFelix Held2021-09-171-0/+1
* src/cpu: Drop unneeded empty linesElyes HAOUAS2020-09-211-1/+0
* treewide: Remove "this file is part of" linesPatrick Georgi2020-05-111-1/+0
* treewide: replace GPLv2 long form headers with SPDX headerPatrick Georgi2020-05-061-11/+1
* treewide: Move "is part of the coreboot project" line in its own commentPatrick Georgi2020-05-061-2/+1
* AUTHORS: Move src/cpu/intel copyrights into AUTHORS fileMartin Roth2019-09-101-3/+0
* src: Remove unneeded include "{arch,cpu}/cpu.h"Elyes HAOUAS2018-11-121-1/+0
* src/cpu: Remove unneeded includesElyes HAOUAS2018-06-011-2/+0
* cpu/intel: Wrap lines at 80 columnsLee Leahy2017-03-161-19/+34
* cpu/intel: Fix brace issues detected by checkpatch.plLee Leahy2017-03-161-4/+2
* cpu/intel: Fix the spacing issuesLee Leahy2017-03-161-14/+14
* cpu/intel: Indent with tabsLee Leahy2017-03-161-1/+1
* Remove non-ascii & unprintable charactersMartin Roth2016-08-011-1/+1
* tree: drop last paragraph of GPL copyright headerPatrick Georgi2015-10-311-4/+0
* Remove address from GPLv2 headersPatrick Georgi2015-05-211-1/+1
* cpu: Trivial - drop trailing blank lines at EOFEdward O'Callaghan2014-07-081-1/+0
* cpu: Fix spellingMartin Roth2013-07-111-3/+3
* GPLv2 notice: Unify all files to just use one space in »MA 02110-1301«Paul Menzel2013-03-011-1/+1
* cpu/intel/slot_1: Init L2 cache on SECC(2) CPUs.Keith Hui2011-08-041-0/+810
generated by cgit v1.2.3 (git 2.25.1) at 2024-06-30 08:52:01 +0000