summaryrefslogtreecommitdiffstats
path: root/src/cpu/x86/32bit
Commit message (Expand)AuthorAgeFilesLines
* coreboot: Replace all IS_ENABLED(CONFIG_XXX) with CONFIG(XXX)Julius Werner2019-03-081-1/+1
* buildsystem: Promote rules.h to default includeKyösti Mälkki2019-01-161-1/+0
* arch/x86: Relocate GDT in verstage, romstage, and postcarHannah Williams2018-05-031-30/+1
* src/cpu/x86: Update/Add license headers to all filesMartin Roth2017-02-221-0/+13
* arch/x86: always use _start as entry symbol for all stagesAaron Durbin2016-03-041-2/+10
* x86: Add Kconfig to disable early bootblock postcodesMartin Roth2015-11-191-0/+2
* x86: link romstage like the other architecturesAaron Durbin2015-09-091-1/+0
* cpu: x86 port to 64bitStefan Reinauer2015-06-201-0/+4
* Remove empty lines at end of fileElyes HAOUAS2015-06-081-1/+0
* build system: normalize linker script file namesPatrick Georgi2015-03-281-0/+0
* Remove whitespace.Patrick Georgi2012-02-171-2/+2
* Unify use of post_codeAlexandru Gagniuc2011-04-111-1/+2
* Whitespace/typo/cosmetic fixes (trivial).Uwe Hermann2010-09-231-1/+1
* clean up comment in entry32.incStefan Reinauer2010-08-141-5/+6
* Since some people disapprove of white space cleanups mixed in regular commitsStefan Reinauer2010-04-271-7/+7
* drop unused filesStefan Reinauer2010-04-092-24/+0
* - get rid of ASM_CONSOLE_LOGLEVEL except in two assembler files.Stefan Reinauer2010-04-011-1/+1
* Tiny Bootblock, step 1/n.Patrick Georgi2009-12-231-0/+1
* This patch unifies the use of config options in v2 to all start with CONFIG_Stefan Reinauer2009-06-301-1/+1
* Rename almost all occurences of LinuxBIOS to coreboot. Stefan Reinauer2008-01-181-3/+3
* This is part of the outstanding mcp55 commit from January 18th. It willYinghai Lu2007-04-061-2/+2
* 1201_ht_bus0_dev0_fidvid_core.diffStefan Reinauer2005-12-021-14/+0
* tell people that the segment descriptors are different for ROMCC andLi-Ta Lo2004-11-041-3/+6
* - Add new cvs code to cvsEric Biederman2004-10-144-0/+99
generated by cgit v1.2.3 (git 2.25.1) at 2024-05-23 14:52:50 +0000