summaryrefslogtreecommitdiffstats
path: root/src/cpu
Commit message (Expand)AuthorAgeFilesLines
* cpu/x86/lapic/apic_timer.c: Compile the same code for all stagesArthur Heymans2018-08-032-9/+13
* nb/intel/gm45: Use common code for SMM in TSEGArthur Heymans2018-07-304-1/+4
* cpu/intel/smm/gen1: Use correct MSR for model_6fx and model_1067xArthur Heymans2018-07-301-4/+36
* cpu/intel/microcode: Add helper functions to get microcode infoRizwan Qureshi2018-07-301-0/+20
* nb/intel/sandybridge: Move CPU report to cpu folderPatrick Rudolph2018-07-281-7/+27
* intel/sandybridge: Don't hardcode platform typePatrick Rudolph2018-07-284-0/+39
* drivers/tpm: Add TPM ramstage driver for devices without vboot.Philipp Deppenwiese2018-07-251-3/+0
* cpu/x86/mtrr.h: Rename MSR SMRR_PHYS_x to IA32_SMRR_PHYSxArthur Heymans2018-07-242-4/+4
* src/{arch,commonlib,cpu}: Use "foo *bar" instead of "foo* bar"Elyes HAOUAS2018-07-095-7/+7
* smm: Add canary to end of stack and die() if a stack overflow occursRaul E Rangel2018-06-282-2/+25
* smm: Switch from %edx to %ebxRaul E Rangel2018-06-271-3/+3
* smm: Push a null stack base pointerRaul E Rangel2018-06-271-0/+3
* smm: Make local variables relative to ebpRaul E Rangel2018-06-271-11/+12
* smm: Clear SMRAM when debuggingRaul E Rangel2018-06-271-0/+4
* cpu/intel/p4-netburst: skip caching rom on model_fxxArthur Heymans2018-06-271-0/+14
* x86/car: Replace reference of copy_and_run locationKyösti Mälkki2018-06-275-6/+6
* Revert "sb/intel/{bd82x6,ibexpeak}: Move RCBA macros to a common location"Arthur Heymans2018-06-212-2/+0
* nb/intel/i440bx: Switch to POSTCAR_STAGEKyösti Mälkki2018-06-172-109/+8
* cpu/intel/car/p3: Use variable MTRR countKyösti Mälkki2018-06-171-23/+37
* cpu/intel/slot_1: Switch to different CAR setupKyösti Mälkki2018-06-175-457/+14
* cpu/intel/car: Remove obsolete filesKyösti Mälkki2018-06-172-267/+0
* cpu/intel/haswell: Use the common intel romstage_main functionArthur Heymans2018-06-143-46/+3
* cpu/amd: Remove duplicated includesElyes HAOUAS2018-06-149-16/+0
* cpu/x86: Make SMM stack size configurableRaul E Rangel2018-06-142-1/+9
* arch/x86: Always select RELOCATABLE_MODULESKyösti Mälkki2018-06-061-1/+0
* arch/x86: Make RELOCATABLE_RAMSTAGE the defaultKyösti Mälkki2018-06-061-3/+0
* arch/x86: Drop leftover ROMCC supportKyösti Mälkki2018-06-063-5/+1
* cpu/intel/model_{6xx,f2x,f3x,f4x}: Remove unneeded includeElyes HAOUAS2018-06-064-12/+0
* amd/geode_lx: Fix .c includesKyösti Mälkki2018-06-054-5/+18
* cpu/intel/haswell: Switch to POSTCAR_STAGEArthur Heymans2018-06-054-396/+26
* cpu/intel/model_2065x: Switch to POSTCAR_STAGEArthur Heymans2018-06-052-308/+0
* cpu/intel/model_206ax: Switch to POSTCAR_STAGEArthur Heymans2018-06-052-319/+1
* cpu/intel/car/non-evict: Improve a few thingsArthur Heymans2018-06-051-31/+47
* cpu/intel/car/non-evict: Prepare for some POSTCAR_STAGE supportArthur Heymans2018-06-055-0/+265
* nb/intel/gm45: Switch to POSTCAR_STAGEArthur Heymans2018-06-052-8/+0
* nb/intel/x4x: Switch to POSTCAR_STAGEArthur Heymans2018-06-051-4/+1
* nb/intel/pineview: Switch to POSTCAR_STAGEArthur Heymans2018-06-051-4/+1
* nb/intel/i945: Switch to POSTCAR_STAGEArthur Heymans2018-06-052-8/+1
* cpu/intel/car/core2: Improve a few thingsArthur Heymans2018-06-051-28/+67
* cpu/intel/car/core2: Prepare for POSTCAR_STAGE supportArthur Heymans2018-06-054-2/+183
* security/tpm: Unify the coreboot TPM software stackPhilipp Deppenwiese2018-06-041-3/+3
* amdfam10: Drop tests for LATE_CBMEM_INITKyösti Mälkki2018-06-041-11/+1
* src/cpu: Get rid of whitespace before tabElyes HAOUAS2018-06-044-23/+23
* cpu/x86/mp: Update CPU name in device structureNaresh G Solanki2018-06-041-1/+4
* intel/socket_mPGA604 intel/e7505: Switch to POSTCAR_STAGEKyösti Mälkki2018-06-021-4/+0
* cpu/intel/car: Prepare for some POSTCAR_STAGE supportKyösti Mälkki2018-06-027-5/+447
* aopen/dxplplusu intel/e7505: Move to EARLY_CBMEM_INITKyösti Mälkki2018-06-021-23/+0
* src/cpu: Remove unneeded includesElyes HAOUAS2018-06-0110-28/+0
* {cpu,drivers,nb,soc}/intel: Use CACHE_ROM_BASE where appropriateNico Huber2018-05-312-3/+2
* Remove VIA C7 CPU supportKyösti Mälkki2018-05-314-263/+0
generated by cgit v1.2.3 (git 2.25.1) at 2024-08-23 12:02:56 +0000