summaryrefslogtreecommitdiffstats
path: root/src/cpu
Commit message (Expand)AuthorAgeFilesLines
* src: Move common IA-32 MSRs to <cpu/x86/msr.h>Elyes HAOUAS2018-10-1122-125/+37
* src: Replace MSR addresses with macrosElyes HAOUAS2018-10-111-5/+5
* Move compiler.h to commonlibNico Huber2018-10-0818-19/+0
* src: Fix MSR_PKG_CST_CONFIG_CONTROL register nameElyes HAOUAS2018-10-0513-21/+21
* cpu/intel/car: Fix typoElyes HAOUAS2018-10-043-3/+3
* src/*: normalize Google copyright headersPatrick Georgi2018-09-287-7/+7
* cpu/intel/model_206ax: detect number of MCE banksDan Elkouby2018-09-262-1/+6
* src/cpu/via/nano: Remove unneeded includeElyes HAOUAS2018-09-251-1/+0
* cpu/*/car: fix ancient URL explaining XIP range run-time calculationStefan Tauner2018-09-185-6/+6
* complier.h: add __always_inline and use it in code baseAaron Durbin2018-09-143-4/+6
* qemu-q35: Use the TSC for udelayMichael van der Westhuizen2018-09-062-0/+2
* cpu/intel/common: add function to init cppc_configMatt Delco2018-08-202-0/+188
* intel/socket_mPGA604: Keep only model f2xKyösti Mälkki2018-08-172-4/+0
* src: Get rid of non-local header treated as localElyes HAOUAS2018-08-133-7/+7
* cpu/intel/car: Align the stack to 16 bytes before romstage_mainArthur Heymans2018-08-133-0/+13
* cpu/x86/smm/smm_module_loader.c: Avoid static analysis error "unused value"Richard Spiegel2018-08-131-2/+3
* cpu/x86/mp_init.c: Avoid static analysis error for unused valueRichard Spiegel2018-08-091-0/+3
* src/cpu: Fix typoElyes HAOUAS2018-08-096-6/+6
* cpu/x86/mp_init.c: Fix error treatmentRichard Spiegel2018-08-091-0/+1
* cpu/intel/smm: Make sure SMRR base is aligned to SMRR sizeArthur Heymans2018-08-091-14/+20
* cpu/amd: Correct number of MCA banks clearedMarshall Dawson2018-08-088-8/+36
* cpu/amd: Improve formattingMarshall Dawson2018-08-087-14/+5
* cpu/amd: Rename MCA status registerMarshall Dawson2018-08-088-11/+11
* mp_init: fix typoRaul E Rangel2018-08-061-1/+1
* cpu/x86/lapic/apic_timer.c: Compile the same code for all stagesArthur Heymans2018-08-032-9/+13
* nb/intel/gm45: Use common code for SMM in TSEGArthur Heymans2018-07-304-1/+4
* cpu/intel/smm/gen1: Use correct MSR for model_6fx and model_1067xArthur Heymans2018-07-301-4/+36
* cpu/intel/microcode: Add helper functions to get microcode infoRizwan Qureshi2018-07-301-0/+20
* nb/intel/sandybridge: Move CPU report to cpu folderPatrick Rudolph2018-07-281-7/+27
* intel/sandybridge: Don't hardcode platform typePatrick Rudolph2018-07-284-0/+39
* drivers/tpm: Add TPM ramstage driver for devices without vboot.Philipp Deppenwiese2018-07-251-3/+0
* cpu/x86/mtrr.h: Rename MSR SMRR_PHYS_x to IA32_SMRR_PHYSxArthur Heymans2018-07-242-4/+4
* src/{arch,commonlib,cpu}: Use "foo *bar" instead of "foo* bar"Elyes HAOUAS2018-07-095-7/+7
* smm: Add canary to end of stack and die() if a stack overflow occursRaul E Rangel2018-06-282-2/+25
* smm: Switch from %edx to %ebxRaul E Rangel2018-06-271-3/+3
* smm: Push a null stack base pointerRaul E Rangel2018-06-271-0/+3
* smm: Make local variables relative to ebpRaul E Rangel2018-06-271-11/+12
* smm: Clear SMRAM when debuggingRaul E Rangel2018-06-271-0/+4
* cpu/intel/p4-netburst: skip caching rom on model_fxxArthur Heymans2018-06-271-0/+14
* x86/car: Replace reference of copy_and_run locationKyösti Mälkki2018-06-275-6/+6
* Revert "sb/intel/{bd82x6,ibexpeak}: Move RCBA macros to a common location"Arthur Heymans2018-06-212-2/+0
* nb/intel/i440bx: Switch to POSTCAR_STAGEKyösti Mälkki2018-06-172-109/+8
* cpu/intel/car/p3: Use variable MTRR countKyösti Mälkki2018-06-171-23/+37
* cpu/intel/slot_1: Switch to different CAR setupKyösti Mälkki2018-06-175-457/+14
* cpu/intel/car: Remove obsolete filesKyösti Mälkki2018-06-172-267/+0
* cpu/intel/haswell: Use the common intel romstage_main functionArthur Heymans2018-06-143-46/+3
* cpu/amd: Remove duplicated includesElyes HAOUAS2018-06-149-16/+0
* cpu/x86: Make SMM stack size configurableRaul E Rangel2018-06-142-1/+9
* arch/x86: Always select RELOCATABLE_MODULESKyösti Mälkki2018-06-061-1/+0
* arch/x86: Make RELOCATABLE_RAMSTAGE the defaultKyösti Mälkki2018-06-061-3/+0
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-17 02:12:36 +0000