summaryrefslogtreecommitdiffstats
path: root/src/drivers/intel/fsp2_0/memory_init.c
Commit message (Expand)AuthorAgeFilesLines
* fsp2_0: Replace fspld->get_destination() callback with CBFS allocatorJulius Werner2021-04-051-27/+14
* drivers/intel/fsp2_0/memory_init: check if UPD struct has expected sizeFelix Held2021-02-231-0/+17
* drivers/intel/fsp2_0: Fix running on x86_64Patrick Rudolph2021-02-041-7/+7
* drivers/intel/fsp2_0: factor out and improve UPD signature checkFelix Held2021-01-301-3/+1
* drivers/intel/fsp2_0: Add meaningful ERROR messageSubrata Banik2021-01-231-4/+3
* drivers/intel/fsp2_0/memory_init: Wrap calls into FSPPatrick Rudolph2020-12-051-1/+8
* mrc_cache: Move code for triggering memory training into mrc_cacheShelley Chen2020-11-131-12/+0
* mrc_cache: Move mrc_cache_*_hash functions into mrc_cache driverShelley Chen2020-10-201-13/+0
* mrc_cache: Add config MRC_SAVE_HASH_IN_TPMShelley Chen2020-10-201-4/+4
* security/vboot: Rename mem_init.h to mrc_cache_hash_tpm.hShelley Chen2020-10-191-1/+1
* drivers/intel/fsp2_0: use FSP to allocate APEI BERT memory regionJonathan Zhang2020-10-021-0/+15
* mrc_cache: Add mrc_cache fetch functions to support non-x86 platformsShelley Chen2020-08-241-8/+5
* drivers/intel/fsp2_0: don't select FSP_USES_CB_STACK on FSP 2.0 platformFelix Held2020-08-131-1/+2
* drivers/intel/fsp2_0: Allow SoC/mainboard to update NvsBufferPtrFurquan Shaikh2020-06-101-9/+10
* drivers/intel/fsp2_0: add option to compress FSP-M in cbfsAaron Durbin2020-05-281-66/+47
* treewide: Remove "this file is part of" linesPatrick Georgi2020-05-111-1/+0
* treewide: replace GPLv2 long form headers with SPDX headerPatrick Georgi2020-05-061-11/+1
* treewide: Move "is part of the coreboot project" line in its own commentPatrick Georgi2020-05-061-2/+1
* vboot: remove extraneous vboot_recovery_mode_memory_retrainJoel Kitching2020-03-121-1/+2
* drivers/intel/fsp2_0: move die() calls to the functionsMichael Niewöhner2019-10-261-2/+1
* AUTHORS: Move src/drivers/[a*-i*] copyrights into AUTHORS fileMartin Roth2019-10-221-4/+5
* drivers/intel/fsp2_0: Add ENV_CACHE_AS_RAM check for consumed rangesMarshall Dawson2019-10-211-4/+5
* drivers/elog: Add elog_boot_notify()Kyösti Mälkki2019-09-131-2/+1
* intel/fsp2_0: Move TS_BEFORE_INITRAMKyösti Mälkki2019-09-131-2/+2
* arch/x86: Drop _car_relocatable_data symbolsKyösti Mälkki2019-09-111-1/+1
* drivers/intel/fsp2_0: Fix minor whitespaceMarshall Dawson2019-09-091-1/+1
* intel/fsp2_0: Move temporary RAM to .bss with FSP_USES_CB_STACKKyösti Mälkki2019-09-091-12/+15
* intel/fsp2_0: Add TS_BEFORE_RAMINIT and TS_AFTER_RAMINITKyösti Mälkki2019-08-191-0/+4
* src/{device,drivers}: Add missing 'include <types.h>'Elyes HAOUAS2019-05-291-0/+1
* post_code: add post code for memory errorKeith Short2019-05-221-1/+2
* post_code: add post code for invalid vendor binaryKeith Short2019-05-221-2/+4
* drivers/intel/fsp2_0: Fix fsp post-init validationMatthew Garrett2019-05-061-2/+7
* drivers/intel/fsp2_0: Use same stack with corebootSubrata Banik2019-04-021-1/+1
* drivers/intel/fsp2_0: fix TPM setup and MRC cache hash logicJoel Kitching2019-03-151-8/+5
* coreboot: Replace all IS_ENABLED(CONFIG_XXX) with CONFIG(XXX)Julius Werner2019-03-081-14/+14
* arch/io.h: Drop unnecessary includeKyösti Mälkki2019-03-041-1/+0
* symbols.h: Add macro to define memlayout region symbolsJulius Werner2019-02-221-1/+1
* src: Remove unneeded include "{arch,cpu}/cpu.h"Elyes HAOUAS2018-11-121-1/+0
* intel: Use CF9 reset (part 2)Patrick Rudolph2018-10-221-3/+5
* drivers/intel/fsp*: Use newly added post codes for memory param prepFurquan Shaikh2018-10-181-1/+3
* Move compiler.h to commonlibNico Huber2018-10-081-1/+0
* intel/fsp2_0: Add fsp2.1 shared stack feature supportAamir Bohra2018-09-061-8/+25
* security/vboot: Add interface for FSP 2.0 mrc cachingPhilipp Deppenwiese2018-07-171-99/+6
* security/tpm: Unify the coreboot TPM software stackPhilipp Deppenwiese2018-06-041-5/+4
* compiler.h: add __weak macroAaron Durbin2018-04-241-2/+2
* drivers/intel/fsp: Fix TPM initialization when vboot is disabledYouness Alaoui2018-03-261-0/+9
* security/tpm: Change TPM naming for different layers.Philipp Deppenwiese2018-01-181-1/+1
* security/tpm: Move tpm TSS and TSPI layer to security sectionPhilipp Deppenwiese2018-01-181-2/+2
* intel/fsp2_0: Set boot mode default as per s3wake statusAamir Bohra2018-01-111-21/+24
* intel/fsp2_0: Issue hard reset in S3 resume for invalid mrc cache dataAamir Bohra2018-01-111-0/+13
generated by cgit v1.2.3 (git 2.25.1) at 2024-06-14 15:13:33 +0000