summaryrefslogtreecommitdiffstats
path: root/src/include/cpu
Commit message (Expand)AuthorAgeFilesLines
...
* cpu/x86/mtrr: Prepare for ROM_SIZE > 16MiBNico Huber2018-05-311-4/+14
* cpu/x86/mtrr: Get rid of CACHE_ROM_SIZE_OVERRIDENico Huber2018-05-311-22/+25
* Remove AMD K8 cpu and northbridge supportKyösti Mälkki2018-05-312-161/+0
* AMD: Remove some leftover includesKyösti Mälkki2018-05-242-853/+0
* cpu/x86: Add support to run function on single APSubrata Banik2018-05-191-1/+9
* cpu/x86: Add support to run function with argument over APsSubrata Banik2018-05-141-2/+2
* cpu/x86/mp: remove unused functions and limit API exposureAaron Durbin2018-05-041-10/+0
* cpu/x86: Add infinite timeout support into run_ap_work() functionSubrata Banik2018-05-031-0/+3
* arch/x86: print cr2 value on every exceptionAaron Durbin2018-04-261-0/+12
* cpu/x86: add limited runtime identity page mappingAaron Durbin2018-04-261-0/+5
* arch/x86: add support for cache-as-ram pagingAaron Durbin2018-04-251-0/+5
* cpu/x86: add paging_set_default_pat() functionAaron Durbin2018-04-231-0/+10
* cpu/x86: expose and add paging helper functionsAaron Durbin2018-04-231-0/+8
* cpu/x86: move NXE and PAT accesses to paging moduleAaron Durbin2018-04-232-0/+20
* x86: Add function to modify CR3 registerNaresh G Solanki2018-04-051-0/+21
* x86/mtrr: Enable Rd/WrDram mod in AMD fixed MTRRsMarshall Dawson2018-02-161-0/+4
* include/cpu/x86: Add clflush inline functionMarshall Dawson2017-12-201-0/+5
* intel: Use MSR_EBC_FREQUENCY_ID instead of 0x2cElyes HAOUAS2017-12-111-0/+1
* intel: Replace msr(0x198) with msr(IA32_PERF_STATUS)Elyes HAOUAS2017-11-301-1/+1
* cpu/x86/mtrr: fix fls() and fms() inline assemblyAaron Durbin2017-11-021-2/+2
* cpu/amdfam15.h: Add definition for MMIO config MSRMarshall Dawson2017-11-011-0/+4
* cpu/x86: add AMD registers to SMM save stateJohn E. Kabat Jr2017-10-191-1/+6
* cpu/amd/amdfam15: Add misc. SMM definitionsMarshall Dawson2017-09-271-0/+4
* cpu/x86/smm: Add define for AMD64 save areaMarshall Dawson2017-09-271-1/+2
* AGESA cimx: Move cb_types.h to vendorcodeKyösti Mälkki2017-09-261-66/+0
* AGESA binaryPI: Clean up amdfamXX.h includeKyösti Mälkki2017-09-194-43/+0
* cpu/x86/mp_init: remove adjust_cpu_apic_entry()Aaron Durbin2017-09-111-8/+0
* soc/intel/common/block: Common ACPIShaunak Saha2017-09-081-0/+26
* AMD K8 fam10-15: Tidy up CAR stack switchKyösti Mälkki2017-08-221-4/+2
* AMD K8 fam10-15: Tidy up CAR disableKyösti Mälkki2017-08-221-3/+0
* arch/x86: Fix ugly NEED_LAPIC useKyösti Mälkki2017-08-191-14/+18
* src/include: Add guards on all header filesMartin Roth2017-08-014-0/+19
* geode_lx: Move declaration to another headerKyösti Mälkki2017-07-142-1/+1
* src/include: add IS_ENABLED() around Kconfig symbol referencesMartin Roth2017-07-135-9/+10
* Rename __attribute__((packed)) --> __packedStefan Reinauer2017-07-132-7/+8
* amd/family15h: Add defines for boost and P-stateMarshall Dawson2017-06-281-0/+4
* soc/amd/stoneyridge: Add CPU filesMarc Jones2017-06-261-1/+1
* cpu/x86/smm: fix up types in module loaderAaron Durbin2017-06-221-5/+5
* cpu/x86/smm/smihandler: Apply cosmetic changesPatrick Rudolph2017-06-191-6/+16
* cpu/x86/mtrr: further expose declarations of functionsAaron Durbin2017-06-091-4/+2
* cpu/x86/mtrr: don't guard function declarationsAaron Durbin2017-06-051-4/+1
* AMD MTRR: Add common add_uma_resource_below_tolm()Kyösti Mälkki2017-05-181-0/+2
* cpu/intel/turbo: Add option to disable turboSubrata Banik2017-05-161-0/+3
* nb/amdk8: Link coherent_ht.cArthur Heymans2017-04-281-0/+1
* AMD Geode: Move conflicting mainboard_romstage_entry()Marc Jones2017-04-253-2/+2
* AGESA: Disable CAR with empty stackKyösti Mälkki2017-04-051-0/+1
* AGESA: Move romstage main entry under cpuKyösti Mälkki2017-04-051-0/+2
* AGESA: Move amd_initmmio() callKyösti Mälkki2017-04-051-0/+2
* cpu/x86: add a barrier with timeoutBora Guvendik2017-03-191-0/+10
* src/include: Wrap lines at 80 columnsLee Leahy2017-03-1312-106/+153
generated by cgit v1.2.3 (git 2.25.1) at 2024-09-02 03:30:06 +0000