summaryrefslogtreecommitdiffstats
path: root/src/include/device
Commit message (Expand)AuthorAgeFilesLines
* soc/intel/alderlake: Add LPC and IGD device Ids for Alderlake MMaulik V Vaghela2021-04-061-0/+2
* device/dram/ddr3: Drop unused MRS helpersAngel Pons2021-04-051-130/+0
* device/dram/ddr4.h: Align with DDR3 and DDR2Angel Pons2021-04-051-18/+18
* device/dram/ddr3: Rename DDR3 SPD memory typesAngel Pons2021-04-051-18/+18
* device/dram/ddr3: Get rid of useless typedefsAngel Pons2021-04-051-9/+9
* pciexp_device: Rewrite LTR configurationNico Huber2021-03-152-1/+5
* device/pciexp_device.c: Remove CPP guardingArthur Heymans2021-03-141-2/+0
* pci_def.h: Introduce PCI_EXP_DEVCAP2 & PCI_EXP_DEVCTL2 properNico Huber2021-03-121-6/+4
* device: Give `pci_ops.set_L1_ss_latency` a proper nameNico Huber2021-03-121-1/+1
* soc/intel/*: drop UART pad configuration from common codeMichael Niewöhner2021-03-121-1/+2
* soc/intel/common/block: Add PCI IDs for EmmitsBurg PCHJonathan Zhang2021-03-111-0/+3
* soc/intel/broadwell/pch: Use Lynx Point smbus.cAngel Pons2021-03-051-0/+1
* drivers/soundwire/alc1308 : Add ALC1308 soundwire deviceAnil Kumar2021-02-271-0/+1
* sb/intel/ibexpeak: Add all PCI IDs for LPCAngel Pons2021-02-271-0/+10
* soc/amd/picasso/data_fabric: add missing data fabric device function 7Felix Held2021-02-241-0/+1
* device/device.c: Rename .disable to .vga_disableArthur Heymans2021-02-241-1/+1
* device/dram: Move SPD manufacturer names out of arch/x86Patrick Rudolph2021-02-161-0/+10
* device/azalia_device: Add mainboard hook to program codecsAngel Pons2021-02-101-0/+3
* device/azalia_device: Add function to program a verb tableAngel Pons2021-02-101-0/+1
* drivers/generic/bayhub_lv2: Add driver for BayHub lv2John Su2021-02-041-0/+1
* pci_ids/intel: Add missing CFL-S GT1 IGD IDsNico Huber2021-02-031-0/+2
* pci_ids/intel: Correct 0x3e96, it's a CFL-S partNico Huber2021-02-031-1/+1
* include/device/pci_ids.h: Add Cannon Lake PCH-H SATA dev IDErik van den Bogaert2021-02-011-0/+2
* device: Drop `mmconf_resource_init` functionAngel Pons2021-01-301-1/+0
* device/Kconfig: Introduce MMCONF_LENGTHAngel Pons2021-01-301-0/+4
* soc/intel/commmon: Include Alder Lake device IDsVarshit Pandya2021-01-221-1/+82
* device: Use __pci_0_00_0_config in config_of_soc()Furquan Shaikh2021-01-121-5/+6
* soc/intel/alderlake: Add PCH ID 0x5182Subrata Banik2021-01-121-0/+1
* device/pnp: add register PNP_IO4Michael Niewöhner2020-12-282-25/+27
* device + util/sconfig: introduce new device `gpio`Michael Niewöhner2020-12-283-0/+29
* device/azalia_device.c: Add codec reset helpersAngel Pons2020-12-171-0/+2
* azalia: Make `azalia_find_verb` parametricAngel Pons2020-12-171-1/+1
* azalia: Drop unused parameter from `azalia_find_verb`Angel Pons2020-12-171-1/+1
* azalia: Make `find_verb` function non-staticAngel Pons2020-12-171-0/+1
* azalia: Make `set_bits` function non-staticAngel Pons2020-12-171-0/+1
* intel/common/block/lpc: Add new device IDs for Emmitsburg PCHJonathan Zhang2020-12-141-0/+1
* include/device/device: add comment that config_of_soc never returns NULLFelix Held2020-12-061-0/+1
* device/pci_id: Add TCSS PCI IDs for AlderlakeV Sowmya2020-12-051-0/+8
* include/device/pci_ids.h: Fix device id for gspi2Bora Guvendik2020-11-301-1/+1
* device: Drop unused HyperTransport codeAngel Pons2020-11-252-39/+0
* include/device/pci_ids.h: Add PCI IDs used in Lynxpoint chipsetsFelix Singer2020-11-241-0/+55
* include/device/pci_ids: add PCI IDs for new AMD SoCsFelix Held2020-11-211-0/+28
* include/device/pci_ids: add model number to ATI GPU and HDA controllerFelix Held2020-11-191-2/+2
* include/device/pci_ids: add model number to AMD GBE controllerFelix Held2020-11-181-1/+1
* include/device/pci_ids: add model number to PCIe port and bus devicesFelix Held2020-11-181-3/+3
* include/device/pci_ids: add model number to data fabric devicesFelix Held2020-11-181-7/+7
* include/device/pci_ids: deduplicate AMD family 17h northbridge IDFelix Held2020-11-181-1/+0
* include/device/pci_ids: use the right device ID for AMD Picasso GPUFelix Held2020-11-181-2/+3
* src: Change bare 'unsigned' to 'unsigned int'Martin Roth2020-11-161-15/+15
* soc/intel/alderlake: Add PCH ID 0x5181Subrata Banik2020-11-121-0/+1
generated by cgit v1.2.3 (git 2.25.1) at 2024-10-26 21:01:22 +0000