summaryrefslogtreecommitdiffstats
path: root/src/include
Commit message (Expand)AuthorAgeFilesLines
* edid: add function to manually specify modeDavid Hendricks2015-08-281-1/+8
* edid: Use edid_mode struct to reduce redundancyDavid Hendricks2015-08-281-13/+26
* edid: Clean-up the edid structDavid Hendricks2015-08-281-24/+0
* stdlib: don't hide the malloc et all declarationsAaron Durbin2015-08-271-2/+0
* stage_cache: make prog const in stage_cache_add()Aaron Durbin2015-08-141-1/+1
* Add SoC specific microcode update check in ramstageRizwan Qureshi2015-07-291-0/+4
* intel/common: Add SMBIOS memory widthLee Leahy2015-07-231-0/+42
* lib/hexdump: Add xxd hintLee Leahy2015-07-221-1/+5
* cbfs: hardcode file alignmentPatrick Georgi2015-07-152-4/+4
* cbtable: describe boot mediaPatrick Georgi2015-07-141-0/+11
* fmap: publish find_fmap_directory()Patrick Georgi2015-07-141-0/+3
* fmap: Introduce new function to derive fmap name from offset/sizePatrick Georgi2015-07-141-0/+5
* Verify Kconfigs symbols are not zero for hex and int type symbolsMartin Roth2015-07-122-4/+4
* Change #ifdef and #if defined CONFIG_ bools to #if IS_ENABLED()Martin Roth2015-07-122-2/+2
* include/cbmem_id.h: Add name for `CBMEM_ID_TCPA_LOG`Paul Menzel2015-07-101-0/+1
* include/cbmem_id.h: Sort `CBMEM_ID_TCPA_LOG` entryPaul Menzel2015-07-101-1/+1
* stddef.h: Disable check_member() macro when compiling with CLANGStefan Reinauer2015-07-071-0/+4
* timestamp: add generic cache regionAaron Durbin2015-07-073-0/+20
* arm64: Add support for loading secure osFurquan Shaikh2015-06-301-0/+1
* Expose get_lid_switch() in romstagePatrick Georgi2015-06-301-0/+1
* cpu/x86: Add more MTRR symbolsLee Leahy2015-06-241-0/+7
* AMD Merlin Falcon: Add northbridge files for new AMD processorWANG Siyuan2015-06-221-0/+1
* device: DDR3 generic code 64bit fixStefan Reinauer2015-06-221-1/+1
* x86: Make reading / writing of CRx registers 64bit proofStefan Reinauer2015-06-201-10/+19
* coreboot_tables: Add CBMEM ID and tag for MTCFurquan Shaikh2015-06-172-0/+3
* Move remap_bsp_lapic to AMD specific codeStefan Reinauer2015-06-131-1/+0
* southbridge/amd/pi: Add support for new AMD southbridge KernWANG Siyuan2015-06-131-0/+7
* Clearly define printk log level use cases.Nicky Sielicki2015-06-111-11/+173
* resource: Refactor IORESOURCE flags useKyösti Mälkki2015-06-101-0/+2
* stage_cache: use cbmem init hooksAaron Durbin2015-06-091-4/+0
* cbmem: add indicator to hooks if cbmem is being recoveredAaron Durbin2015-06-091-2/+3
* cbmem: Unify CBMEM init tasks with CBMEM_INIT_HOOK() APIKyösti Mälkki2015-06-095-11/+26
* cbmem: Break out CBMEM_ID to a separate header fileMarc Jones2015-06-092-87/+112
* Remove empty lines at end of fileElyes HAOUAS2015-06-083-3/+0
* device_ops: add device_t argument to write_acpi_tablesAlexander Couzens2015-06-051-1/+1
* device_ops: add device_t argument to acpi_fill_ssdt_generatorAlexander Couzens2015-06-051-1/+1
* device_ops: add device_t argument to acpi_inject_dsdt_generatorAlexander Couzens2015-06-051-1/+1
* lib: Unify log2() and related functionsJulius Werner2015-06-051-6/+12
* AMD K8 fam10: Drop extra HT scan_chain() parametersKyösti Mälkki2015-06-051-2/+1
* AMD K8 fam10: Refactor HT link connection testKyösti Mälkki2015-06-052-0/+8
* devicetree: Add fields for HyperTransport scansKyösti Mälkki2015-06-051-0/+2
* devicetree: Change scan_bus() prototype in device opsKyösti Mälkki2015-06-045-9/+11
* devicetree: Single scan_bridges()Kyösti Mälkki2015-06-041-1/+1
* PCI subsystem: Drop parameter max from scan_busKyösti Mälkki2015-06-043-7/+9
* PCI subsystem: Refactor PCI bridge register controlKyösti Mälkki2015-06-041-0/+1
* devicetree: Discriminate device ops scan_bus()Kyösti Mälkki2015-06-041-1/+2
* HyperTransport: Move pci_scan_bus() callKyösti Mälkki2015-06-041-1/+1
* assets: abstract away the firmware assets used for bootingAaron Durbin2015-06-022-21/+125
* prog_loading: add region_device representing memoryAaron Durbin2015-06-021-16/+18
* cbfs: new API and better program loadingAaron Durbin2015-06-028-217/+73
generated by cgit v1.2.3 (git 2.25.1) at 2024-08-18 08:20:23 +0000