summaryrefslogtreecommitdiffstats
path: root/src/include
Commit message (Expand)AuthorAgeFilesLines
* device: Drop unused HyperTransport codeAngel Pons2020-11-252-39/+0
* include/device/pci_ids.h: Add PCI IDs used in Lynxpoint chipsetsFelix Singer2020-11-241-0/+55
* soc/intel/skylake: Use correct NHLT_PDM_DEV definitionBenjamin Doron2020-11-241-0/+1
* cpu/intel/common: Fill cpu voltage in SMBIOS tablesPatrick Rudolph2020-11-221-0/+1
* cbfs: Add metadata cacheJulius Werner2020-11-213-5/+22
* include/device/pci_ids: add PCI IDs for new AMD SoCsFelix Held2020-11-211-0/+28
* ACPI: Define acpi_get_preferred_pm_profile()Kyösti Mälkki2020-11-191-0/+2
* ACPI S3: Split arch-agnostic partsKyösti Mälkki2020-11-191-11/+8
* include/device/pci_ids: add model number to ATI GPU and HDA controllerFelix Held2020-11-191-2/+2
* ACPI S3: Replace acpi_is_wakeup()Kyösti Mälkki2020-11-191-2/+0
* ACPI S3: Remove unused acpi_is_wakeup_s4()Kyösti Mälkki2020-11-191-2/+0
* include/device/pci_ids: add model number to AMD GBE controllerFelix Held2020-11-181-1/+1
* include/device/pci_ids: add model number to PCIe port and bus devicesFelix Held2020-11-181-3/+3
* include/device/pci_ids: add model number to data fabric devicesFelix Held2020-11-181-7/+7
* include/device/pci_ids: deduplicate AMD family 17h northbridge IDFelix Held2020-11-181-1/+0
* include/device/pci_ids: use the right device ID for AMD Picasso GPUFelix Held2020-11-181-2/+3
* src: Update some incorrect config options in commentsMartin Roth2020-11-161-4/+5
* src: Change bare 'unsigned' to 'unsigned int'Martin Roth2020-11-161-15/+15
* soc/intel/alderlake: Add PCH ID 0x5181Subrata Banik2020-11-121-0/+1
* cpu/x86/mtrr.h: Rename CORE2 alternative SMRR registersArthur Heymans2020-11-101-3/+4
* soc/amd/*/smi.h: Move the pm_acpi_smi_cmd_port function declarationArthur Heymans2020-11-091-0/+3
* cpu/x86/smm: Add a common save state handlingArthur Heymans2020-11-091-0/+34
* console: Override uart base addressBryant Ou2020-11-091-3/+15
* device: Move pci_dev_is_wake_source functionTim Wawrzynczak2020-11-092-9/+8
* acpigen: Add more useful helper functionsDuncan Laurie2020-11-091-1/+22
* acpi/acpi.h: Update region spacesElyes HAOUAS2020-11-041-13/+18
* include/list.h: Add support for GCC9+Patrick Rudolph2020-11-031-4/+4
* device: Rework bus master optionFelix Singer2020-11-021-1/+1
* include/acpi: add defines for CPPC versions 1-3Michael Niewöhner2020-11-021-0/+4
* wifi: Drop PCI IDs for JfP and HrPFurquan Shaikh2020-11-021-8/+0
* pci_ids: Add PCI IDs for CNVi WiFi/BT controllersFurquan Shaikh2020-11-021-0/+20
* cpu/x86/lapic: rename virtual wire mode initialization functionFelix Held2020-10-311-2/+2
* cpu/intel/common: correct MSR for the Nominal Performance in CPPCMichael Niewöhner2020-10-311-0/+2
* lib/libpayload: Replace strapping_ids with new board configuration entryTim Wawrzynczak2020-10-301-2/+4
* fw_config: Make fw_config_get() publicTim Wawrzynczak2020-10-301-0/+7
* fw_config: Convert fw_config to a 64-bit fieldTim Wawrzynczak2020-10-301-3/+3
* cbfs: Hook up to new CBFS implementationJulius Werner2020-10-301-0/+30
* drivers/soundwire/alc711: Add Realtek ALC711 soundwire deviceAnil Kumar2020-10-301-0/+1
* soc/intel/xeon_sp: Move function debug macrosMarc Jones2020-10-292-0/+36
* include/device/device.h: Move resource debug macrosMarc Jones2020-10-291-0/+18
* arch/x86/smbios: Populate SMBIOS type 7 with cache informationMorgan Jang2020-10-261-0/+11
* src: Include <arch/io.h> when appropriateElyes HAOUAS2020-10-261-1/+0
* include/device/azalia_device: Fix typoPatrick Rudolph2020-10-261-1/+1
* cpu/intel/common: rework code previously moved to common cpu codeMichael Niewöhner2020-10-242-1/+3
* {cpu,soc}/intel: deduplicate cpu codeMichael Niewöhner2020-10-241-0/+2
* drivers/smmstore: Implement SMMSTORE version 2Patrick Rudolph2020-10-221-4/+90
* acpigen: Make acpigen_write_opregion() argument constDuncan Laurie2020-10-211-1/+1
* acpigen: Make gpio set/get arguments constDuncan Laurie2020-10-211-4/+4
* acpigen: Add ShiftLeft function helperDuncan Laurie2020-10-211-0/+1
* acpigen: Add helpers for common Store operationsDuncan Laurie2020-10-211-0/+2