index
:
coreboot.git
24.02_branch
4.1
4.10_branch
4.11_branch
4.12_branch
4.14_branch
4.15_branch
4.16_branch
4.18_branch
4.19_branch
4.2
4.20_branch
4.22_branch
4.3
4.4
4.8_branch
classic-2014.10
coreboot-v1
coreboot-v3
main
master
rampayload
Coreboot firmware sources
coreboot
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
src
/
include
Commit message (
Expand
)
Author
Age
Files
Lines
*
Add support for memory mapped UARTs to coreboot and add the OXPCIe952 as an
Stefan Reinauer
2011-04-26
2
-0
/
+13
*
The UART divider should be calculated based on the base frequency
Stefan Reinauer
2011-04-22
1
-4
/
+0
*
more ifdef -> if fixes
Stefan Reinauer
2011-04-21
3
-3
/
+3
*
some ifdef --> if fixes
Stefan Reinauer
2011-04-21
1
-3
/
+1
*
Simplify coreboot's console/console.h
Stefan Reinauer
2011-04-20
1
-159
/
+3
*
pci1x2x: add PCI1510 device IDs
Sven Schnelle
2011-04-20
1
-0
/
+1
*
drop dead uart init code.
Stefan Reinauer
2011-04-20
1
-6
/
+0
*
Unify use of post_code
Alexandru Gagniuc
2011-04-11
4
-182
/
+353
*
In 2007 Adrian Reber suggested that we drop ASSEMBLY in favor of __ASSEMBLER__.
Stefan Reinauer
2011-04-10
5
-7
/
+7
*
Add AMD SR56x0 support.
Zheng Bao
2011-03-27
1
-0
/
+17
*
Fix a simple whitespace error in src/include/device/device.h
Sven Schnelle
2011-03-01
1
-2
/
+2
*
Add subsystemid option to sconfig
Sven Schnelle
2011-03-01
1
-0
/
+2
*
Extended K8T890 driver to include the K8T800 and K8M800 northbridges
Alexandru Gagniuc
2011-02-16
1
-0
/
+2
*
I missed a file that was part of the AMD AGESA CPU wrapper checkin, r6347.
Frank Vibrans
2011-02-14
1
-0
/
+53
*
Wrap CONFIG_MAINBOARD_PCI_SUBSYSTEM_{VENDOR,DEVICE}_ID in weak functions
Patrick Georgi
2011-02-03
1
-0
/
+3
*
Add PCI ID's for VIA K8T800 and K8M800 northbridges.
Alexandru Gagniuc
2011-01-31
1
-0
/
+18
*
This patch gets usbdebug console working in romstage.
Stefan Reinauer
2011-01-28
2
-12
/
+6
*
Revert r5902 to make code more readable again. At least three people like to
Stefan Reinauer
2011-01-19
1
-75
/
+0
*
Now that the VIA code is run above 1Meg (like other boards), it should
Kevin O'Connor
2011-01-19
1
-0
/
+2
*
Move option table (cmos.layout's binary representation)
Patrick Georgi
2011-01-18
1
-0
/
+3
*
Add AMD SB800 southbridge support via cimx_wrapper.
Kerry She
2011-01-01
1
-0
/
+19
*
Add RS785(RS880) support. Just few pci_ids.
Zheng Bao
2010-12-31
1
-0
/
+4
*
-Change the remaining GLIU1 port 5 register names from VIP (Video Input Port)
Nils Jacobs
2010-12-29
1
-26
/
+62
*
Replace Geode GX2 MSR addresses for GLCP on GLIU1 with names
Nils Jacobs
2010-12-26
1
-4
/
+9
*
Clean up Geode GX2 comments, whitespace and coding style. Trivial.
Nils Jacobs
2010-12-26
1
-370
/
+353
*
SMM for AMD K8 Part 1/2
Stefan Reinauer
2010-12-18
1
-1
/
+1
*
fix the tree again.
Stefan Reinauer
2010-12-17
1
-2
/
+6
*
drop one more version of doing serial uart output differently.
Stefan Reinauer
2010-12-17
3
-11
/
+149
*
guard against the case that CONFIG_WAIT_BEFORE_CPUS_INIT is not defined at all.
Stefan Reinauer
2010-12-17
1
-1
/
+1
*
Compile cbmem.c instead of including it in romstage,
Rudolf Marek
2010-12-13
1
-1
/
+2
*
We hardcode highmemory size in every northbridge! This is bad, and especiall...
Rudolf Marek
2010-12-13
1
-4
/
+5
*
Following patch makes just one fadt.c file. For SB700.
Rudolf Marek
2010-12-11
1
-0
/
+2
*
factor out cpu power management base into a separate file. And fix a bug in
Stefan Reinauer
2010-12-11
1
-0
/
+31
*
After this has been brought up many times before, rename src/arch/i386 to
Stefan Reinauer
2010-12-11
1
-1
/
+1
*
second round name simplification. drop the <component>_ prefix.
stepan
2010-12-08
1
-1
/
+1
*
W83627DHG/W83627EHG fixups for virtual LDNs.
Uwe Hermann
2010-12-05
1
-1
/
+1
*
1) wraps the s3 parts of chipset code/memory init code with if CONFIG_HAVE_AC...
Rudolf Marek
2010-11-22
1
-1
/
+3
*
Printing coreboot debug messages on VGA console is pretty much useless, since
Stefan Reinauer
2010-11-22
3
-78
/
+5
*
Some more DIMM0 related cleanups and deduplication.
Uwe Hermann
2010-11-20
1
-1
/
+66
*
Unify DIMM SPD addressing. For Geode, change the
Patrick Georgi
2010-11-20
1
-0
/
+10
*
For completeness sake: License header.
Patrick Georgi
2010-11-18
1
-0
/
+19
*
Move Intel power management related defines to some central location.
Patrick Georgi
2010-11-17
1
-0
/
+5
*
MTRR related improvements for AMD family 10h and family 0Fh systems
Scott Duplichan
2010-11-13
2
-1
/
+2
*
Add pci id and ops for VT8237A SATA controller
Tobias Diedrich
2010-11-11
1
-0
/
+1
*
This adds the VT8237A LPC device id and the pci_driver struct in
Tobias Diedrich
2010-11-07
1
-0
/
+1
*
Various cosmetic and coding style fixes in src/devices.
Uwe Hermann
2010-11-04
3
-13
/
+14
*
This adds pci device ids and pci_driver structs for the K8T890 CF
Tobias Diedrich
2010-11-02
1
-0
/
+7
*
Change Geode GX2 to use the auto DRAM detect code from Geode LX.
Nils Jacobs
2010-11-01
1
-0
/
+7
*
GX2: Clean up some white space and comments.
Nils Jacobs
2010-11-01
1
-107
/
+74
*
Cosmetics and coding style fixes in devices/*.
Uwe Hermann
2010-10-18
4
-41
/
+42
[next]