summaryrefslogtreecommitdiffstats
path: root/src/mainboard/amd/persimmon/romstage.c
Commit message (Expand)AuthorAgeFilesLines
* coreboot: introduce commonlibAaron Durbin2015-09-221-1/+1
* Remove address from GPLv2 headersPatrick Georgi2015-05-211-1/+1
* ACPI: Add acpi_is_wakeup_s3() for romstageKyösti Mälkki2015-01-101-1/+1
* mainboard/*/romstage.c: Sanitize system header inclusionsEdward O'Callaghan2015-01-061-4/+4
* AGESA fam14: Add amd_initenv()Kyösti Mälkki2014-12-201-0/+1
* AGESA: Add amd_initcpuio() and amd_initmmio()Kyösti Mälkki2014-12-201-1/+1
* AGESA fam14: Move agesawrapper_amdinitmmio()Kyösti Mälkki2014-12-031-3/+2
* AGESA: Trace execution with AGESA_EVENTLOG()Kyösti Mälkki2014-12-031-8/+7
* AGESA: Use common header for agesawrapperKyösti Mälkki2014-12-031-1/+1
* mainboard: Trivial - Make AGESA board include consistentEdward O'Callaghan2014-11-071-1/+1
* src/mainboard: Remove trailing whitespaceElyes HAOUAS2014-07-241-2/+2
* AGESA: Trace execution with AGESAWRAPPER()Kyösti Mälkki2014-07-141-43/+9
* AGESA boards: Use acpi_s3_resume_allowed()Kyösti Mälkki2014-07-031-5/+2
* AGESA boards: Add prepare_for_resume()Kyösti Mälkki2014-07-031-25/+1
* Declare acpi_is_wakeup_early() only onceKyösti Mälkki2014-06-251-0/+1
* southbridge/amd/sb?00/lpc.c: Move i8254/i8259 down in southbridgeEdward O'Callaghan2014-05-131-10/+0
* AMD: Add common header file for CAR setupKyösti Mälkki2014-04-281-2/+1
* superio/fintek/*: Factor out generic romstage componentEdward O'Callaghan2014-04-261-1/+2
* superio/fintek/f81865f: Avoid .c includesEdward O'Callaghan2014-03-311-1/+1
* Re-declare CACHE_ROM_SIZE as aligned ROM_SIZE for MTRRKyösti Mälkki2014-01-151-2/+3
* Include boot_cpu.c for romstage buildsKyösti Mälkki2013-08-151-1/+1
* copy_and_run: drop boot_complete parameterStefan Reinauer2013-05-081-1/+1
* AMD SB800 based boards: Use `#include <sb_cimx.h>` instead of `"sb_cimx.h"`Paul Menzel2013-04-201-1/+1
* x86: Unify arch/io.h and arch/romcc_io.hStefan Reinauer2013-03-221-1/+0
* GPLv2 notice: Unify all files to just use one space in »MA 02110-1301«Paul Menzel2013-03-011-1/+1
* Clean up #ifsPatrick Georgi2012-05-081-3/+3
* Move top level pc80 directory to drivers/Stefan Reinauer2012-04-271-2/+2
* S3 code in the mainboard.zbao2012-04-161-17/+73
* Clean up AMD romstage.c serial outputMarc Jones2012-01-181-25/+35
* Cleanup Persimmon mainboard whitespace.Marc Jones2011-11-081-76/+75
* Persimmon updates for AMD F14 rev C0efdesign982011-09-161-1/+0
* AMD F14 southbridge updateKerry She2011-09-071-2/+2
* Move AMD SB800 early clock setup.Scott Duplichan2011-07-141-15/+0
* sb800: move spi prefetch and fast read mode to sb bootblock.Stefan Reinauer2011-06-201-20/+0
* Correct amd persimmon romstage code for early SPI prefetch enable.Scott Duplichan2011-05-201-1/+1
* Enable rom cache early to reduce boot time.Scott Duplichan2011-05-151-0/+5
* Enable SPI cacheline prefetch early to reduce boot time.Scott Duplichan2011-05-151-11/+15
* Enable SPI cacheline prefetch early to reduce boot time.Scott Duplichan2011-05-151-0/+7
* Switch processor cores to pstate 0 early to reduce boot time.Scott Duplichan2011-05-151-0/+3
* Enable 33 MHz fast mode SPI read early to reduce boot time.Scott Duplichan2011-05-151-0/+13
* run uart_init() from console_init, just like the other console initialization...Stefan Reinauer2011-04-201-1/+0
* Add IBASE DB-FT1 and AMD Inagua motherboards. Patch 8 of 8.Frank Vibrans2011-02-141-0/+126