index
:
coreboot.git
24.02_branch
4.1
4.10_branch
4.11_branch
4.12_branch
4.14_branch
4.15_branch
4.16_branch
4.18_branch
4.19_branch
4.2
4.20_branch
4.22_branch
4.3
4.4
4.8_branch
classic-2014.10
coreboot-v1
coreboot-v3
main
master
rampayload
Coreboot firmware sources
coreboot
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
src
/
mainboard
/
amd
/
persimmon
/
romstage.c
Commit message (
Expand
)
Author
Age
Files
Lines
*
coreboot: introduce commonlib
Aaron Durbin
2015-09-22
1
-1
/
+1
*
Remove address from GPLv2 headers
Patrick Georgi
2015-05-21
1
-1
/
+1
*
ACPI: Add acpi_is_wakeup_s3() for romstage
Kyösti Mälkki
2015-01-10
1
-1
/
+1
*
mainboard/*/romstage.c: Sanitize system header inclusions
Edward O'Callaghan
2015-01-06
1
-4
/
+4
*
AGESA fam14: Add amd_initenv()
Kyösti Mälkki
2014-12-20
1
-0
/
+1
*
AGESA: Add amd_initcpuio() and amd_initmmio()
Kyösti Mälkki
2014-12-20
1
-1
/
+1
*
AGESA fam14: Move agesawrapper_amdinitmmio()
Kyösti Mälkki
2014-12-03
1
-3
/
+2
*
AGESA: Trace execution with AGESA_EVENTLOG()
Kyösti Mälkki
2014-12-03
1
-8
/
+7
*
AGESA: Use common header for agesawrapper
Kyösti Mälkki
2014-12-03
1
-1
/
+1
*
mainboard: Trivial - Make AGESA board include consistent
Edward O'Callaghan
2014-11-07
1
-1
/
+1
*
src/mainboard: Remove trailing whitespace
Elyes HAOUAS
2014-07-24
1
-2
/
+2
*
AGESA: Trace execution with AGESAWRAPPER()
Kyösti Mälkki
2014-07-14
1
-43
/
+9
*
AGESA boards: Use acpi_s3_resume_allowed()
Kyösti Mälkki
2014-07-03
1
-5
/
+2
*
AGESA boards: Add prepare_for_resume()
Kyösti Mälkki
2014-07-03
1
-25
/
+1
*
Declare acpi_is_wakeup_early() only once
Kyösti Mälkki
2014-06-25
1
-0
/
+1
*
southbridge/amd/sb?00/lpc.c: Move i8254/i8259 down in southbridge
Edward O'Callaghan
2014-05-13
1
-10
/
+0
*
AMD: Add common header file for CAR setup
Kyösti Mälkki
2014-04-28
1
-2
/
+1
*
superio/fintek/*: Factor out generic romstage component
Edward O'Callaghan
2014-04-26
1
-1
/
+2
*
superio/fintek/f81865f: Avoid .c includes
Edward O'Callaghan
2014-03-31
1
-1
/
+1
*
Re-declare CACHE_ROM_SIZE as aligned ROM_SIZE for MTRR
Kyösti Mälkki
2014-01-15
1
-2
/
+3
*
Include boot_cpu.c for romstage builds
Kyösti Mälkki
2013-08-15
1
-1
/
+1
*
copy_and_run: drop boot_complete parameter
Stefan Reinauer
2013-05-08
1
-1
/
+1
*
AMD SB800 based boards: Use `#include <sb_cimx.h>` instead of `"sb_cimx.h"`
Paul Menzel
2013-04-20
1
-1
/
+1
*
x86: Unify arch/io.h and arch/romcc_io.h
Stefan Reinauer
2013-03-22
1
-1
/
+0
*
GPLv2 notice: Unify all files to just use one space in »MA 02110-1301«
Paul Menzel
2013-03-01
1
-1
/
+1
*
Clean up #ifs
Patrick Georgi
2012-05-08
1
-3
/
+3
*
Move top level pc80 directory to drivers/
Stefan Reinauer
2012-04-27
1
-2
/
+2
*
S3 code in the mainboard.
zbao
2012-04-16
1
-17
/
+73
*
Clean up AMD romstage.c serial output
Marc Jones
2012-01-18
1
-25
/
+35
*
Cleanup Persimmon mainboard whitespace.
Marc Jones
2011-11-08
1
-76
/
+75
*
Persimmon updates for AMD F14 rev C0
efdesign98
2011-09-16
1
-1
/
+0
*
AMD F14 southbridge update
Kerry She
2011-09-07
1
-2
/
+2
*
Move AMD SB800 early clock setup.
Scott Duplichan
2011-07-14
1
-15
/
+0
*
sb800: move spi prefetch and fast read mode to sb bootblock.
Stefan Reinauer
2011-06-20
1
-20
/
+0
*
Correct amd persimmon romstage code for early SPI prefetch enable.
Scott Duplichan
2011-05-20
1
-1
/
+1
*
Enable rom cache early to reduce boot time.
Scott Duplichan
2011-05-15
1
-0
/
+5
*
Enable SPI cacheline prefetch early to reduce boot time.
Scott Duplichan
2011-05-15
1
-11
/
+15
*
Enable SPI cacheline prefetch early to reduce boot time.
Scott Duplichan
2011-05-15
1
-0
/
+7
*
Switch processor cores to pstate 0 early to reduce boot time.
Scott Duplichan
2011-05-15
1
-0
/
+3
*
Enable 33 MHz fast mode SPI read early to reduce boot time.
Scott Duplichan
2011-05-15
1
-0
/
+13
*
run uart_init() from console_init, just like the other console initialization...
Stefan Reinauer
2011-04-20
1
-1
/
+0
*
Add IBASE DB-FT1 and AMD Inagua motherboards. Patch 8 of 8.
Frank Vibrans
2011-02-14
1
-0
/
+126