summaryrefslogtreecommitdiffstats
path: root/src/mainboard/asrock/g41c-gs
Commit message (Expand)AuthorAgeFilesLines
* mb/asrock: Drop unneeded empty linesElyes HAOUAS2020-08-242-2/+0
* x4x boards: Remove unused/deprecated cmos bitsArthur Heymans2020-08-171-1/+0
* mb/**/{devicetree,overridetree}.cb: Indent with tabsAngel Pons2020-08-041-2/+2
* ACPI: Drop typedef global_nvs_tKyösti Mälkki2020-06-301-1/+2
* Kconfig: Escape variable to accommodate new Kconfig versionsPatrick Georgi2020-06-191-2/+2
* x4x boards: Factor out MAX_CPUSAngel Pons2020-06-151-4/+0
* mainboard/*/*/Kconfig*: Remove leading blank lines from SPDX headerElyes HAOUAS2020-05-181-3/+0
* src: Remove leading blank lines from SPDX headerElyes HAOUAS2020-05-181-3/+0
* treewide: Remove "this file is part of" linesPatrick Georgi2020-05-1119-19/+0
* src/mainboard: Replace GPLv2 long form headers with SPDX headerElyes HAOUAS2020-05-105-65/+5
* src/: Replace GPL boilerplate with SPDX headersPatrick Georgi2020-05-092-18/+2
* treewide: replace GPLv2 long form headers with SPDX headerPatrick Georgi2020-05-062-24/+2
* treewide: Move "is part of the coreboot project" line in its own commentPatrick Georgi2020-05-062-4/+2
* acpi: Move ACPI table support out of arch/x86 (3/5)Furquan Shaikh2020-05-022-2/+2
* mainboard/asrock: Use SPDX for GPL-2.0-only filesAngel Pons2020-04-049-117/+18
* mb/**/gma-mainboard.ads: Use SPDX for GPL-2.0-or-laterAngel Pons2020-03-201-12/+1
* mainboard/[a-f]*: Remove copyright noticesPatrick Georgi2020-03-1818-23/+0
* mb/asrock/g41c-gs/acpi_tables.c: Remove unneeded includesElyes HAOUAS2020-01-131-1/+0
* mb/*/*/acpi_tables: Remove unused includesElyes HAOUAS2020-01-021-1/+0
* mb/*/*/acpi_tables: Don't zero out gnvs againPeter Lemenkov2019-12-311-2/+0
* mb/**/dsdt.asl: Remove outdated sleepstates.asl commentAngel Pons2019-12-311-1/+0
* mb/*/*/early_init.c: Remove defined but not used macroElyes HAOUAS2019-12-271-1/+0
* arch/x86: Make X86 stages select ARCH_X86Arthur Heymans2019-12-161-1/+0
* nb/intel/x4x: Move to C_ENVIRONMENT_BOOTBLOCKArthur Heymans2019-11-152-1/+5
* nb/intel/x4x: Move boilerplate romstage to a common locationArthur Heymans2019-11-151-35/+4
* mb/*/*(ich7/x4x): Use common early southbridge initArthur Heymans2019-11-141-13/+1
* sb/intel/i82801gx: Add common LPC decode codeArthur Heymans2019-11-126-10/+11
* mb/{x4x}: Remove unused 'include <northbridge/intel/x4x/iomap.h>'Elyes HAOUAS2019-11-111-1/+0
* mb/*/*{i82801gx}: Use sb/intel/common/acpi/platform.aslArthur Heymans2019-11-042-29/+1
* mb/intel/{i82801gx,x4x}: Don't select ASPM optionsArthur Heymans2019-11-031-3/+0
* soc/intel/{IA-CPU/SOC}: Move sleepstates.asl into southbridge/intel/common/acpiSubrata Banik2019-11-011-1/+1
* sb/intel/i82801gx: Move CIR init to a common placeArthur Heymans2019-10-111-6/+1
* soc/intel: Use common romstage codeKyösti Mälkki2019-08-261-1/+1
* cpu/intel: Enter romstage without BISTKyösti Mälkki2019-08-181-3/+1
* sb/intel/i82801gx: Detect if the southbridge supports AHCIArthur Heymans2019-06-064-4/+0
* mb/*/devicetree.cb: Remove unavailable PCIe portsArthur Heymans2019-06-054-8/+0
* sb/intel/i82801gx: Use SOUTHBRIDGE_INTEL_COMMON_PMCLIBPatrick Rudolph2019-04-131-0/+1
* {mb,nb/pineview}/*.asl: Remove unneeded include i82801gx.hElyes HAOUAS2019-03-131-2/+0
* coreboot: Replace all IS_ENABLED(CONFIG_XXX) with CONFIG(XXX)Julius Werner2019-03-082-5/+5
* device/pnp: Add header files for PNP opsKyösti Mälkki2019-03-041-1/+1
* device/pci: Fix PCI accessor headersKyösti Mälkki2019-03-011-0/+1
* mb/{asrock,intel,kontron}: Include missing <arch/io.h>Elyes HAOUAS2019-02-081-7/+8
* src: Remove unused include device/pnp_def.hElyes HAOUAS2019-02-071-1/+0
* src/mb/asrock/../g41m-s3: Remove spurious devicesAngel Pons2019-01-241-5/+0
* nb/intel/x4x: Use parallel MP initArthur Heymans2019-01-231-1/+0
* mb: Move timestamp_add_now to northbridge x4xElyes HAOUAS2019-01-101-7/+0
* cpu/intel: Use the common code to initialize the romstage timestampsArthur Heymans2019-01-091-3/+0
* sb/intel/i82801gx: Autodisable functions based on devicetreeArthur Heymans2019-01-081-2/+1
* arch/x86: Drop spurious arch/stages.h includesKyösti Mälkki2018-12-281-1/+0
* mb: Set coreboot as DSDT's manufacturer model IDElyes HAOUAS2018-11-231-2/+3
generated by cgit v1.2.3 (git 2.25.1) at 2024-10-02 04:05:21 +0000