summaryrefslogtreecommitdiffstats
path: root/src/mainboard/emulation/spike-riscv/memlayout.ld
Commit message (Expand)AuthorAgeFilesLines
* memlayout.ld: Increase RAMSTAGE size to more than 1MB everywherePatrick Georgi2023-10-111-1/+1
* cbfs: Enable CBFS mcache on most chipsetsJulius Werner2020-12-021-1/+2
* treewide: Remove "this file is part of" linesPatrick Georgi2020-05-111-1/+0
* mainboard/emulation: Use SPDX for GPL-2.0-only filesAngel Pons2020-04-041-13/+2
* mainboard/[a-f]*: Remove copyright noticesPatrick Georgi2020-03-181-1/+0
* fmap: Make FMAP_CACHE mandatory if it is configured inJulius Werner2019-12-111-1/+2
* RISC-V boards: Remove PAGETABLES section from memlayout.ldJonathan Neuschäfer2018-04-271-1/+1
* RISCV: Clean up the common architectural codeRonald G. Minnich2016-10-241-1/+2
* riscv-spike: Move coreboot to 0x80000000 (2GiB)Jonathan Neuschäfer2016-06-211-6/+8
* tree: drop last paragraph of GPL copyright headerPatrick Georgi2015-10-311-4/+0
* riscv-memlayout: fix existing memlayout issues, add sbi interfaceThaminda Edirisooriya2015-09-161-5/+5
* riscv-spike: support for Spike emulation of riscvThaminda Edirisooriya2015-08-091-0/+32
generated by cgit v1.2.3 (git 2.25.1) at 2024-05-23 15:49:45 +0000