summaryrefslogtreecommitdiffstats
path: root/src/mainboard/gigabyte/ga-945gcm-s2l/romstage.c
Commit message (Expand)AuthorAgeFilesLines
* nb/intel/i945: Initialize console in bootblockArthur Heymans2019-11-151-60/+0
* nb/intel/i945: Move boilerplate romstage to a common locationArthur Heymans2019-11-151-58/+6
* sb/intel/i82801gx: Add common early codeArthur Heymans2019-11-141-35/+1
* sb/intel/i82801gx: Add common LPC decode codeArthur Heymans2019-11-121-17/+1
* mb/(ich7): Use macro instead of magic numberElyes HAOUAS2019-10-271-4/+4
* sb/intel/i82801gx: Move CIR init to a common placeArthur Heymans2019-10-111-25/+1
* soc/intel: Use common romstage codeKyösti Mälkki2019-08-261-1/+1
* cpu/intel: Enter romstage without BISTKyösti Mälkki2019-08-181-8/+2
* mainboards: Remove floating __PRE_RAM__ commentsKyösti Mälkki2019-08-181-2/+0
* sb/intel/i82801gx: Use SOUTHBRIDGE_INTEL_COMMON_PMCLIBPatrick Rudolph2019-04-131-0/+1
* nb/intel/i945: Use DEBUG_RAM_SETUPKyösti Mälkki2019-03-241-3/+2
* src: Use 'include <string.h>' when appropriateElyes HAOUAS2019-03-201-1/+0
* src: Drop unused include <arch/acpi.h>Elyes HAOUAS2019-03-061-1/+0
* arch/io.h: Drop unnecessary includeKyösti Mälkki2019-03-041-1/+0
* device/pci: Fix PCI accessor headersKyösti Mälkki2019-03-011-0/+1
* src: Remove unused include device/pnp_def.hElyes HAOUAS2019-02-071-1/+0
* cpu/intel: Use the common code to initialize the romstage timestampsArthur Heymans2019-01-091-5/+0
* sb/intel/i82801gx: Autodisable functions based on devicetreeArthur Heymans2019-01-081-5/+0
* src: Remove unneeded include <lib.h>Elyes HAOUAS2018-11-161-1/+0
* mb/*/*: Harmonise FD and devicetree on boards featuring ICH7Arthur Heymans2018-11-121-1/+2
* intel/i945: Factor out ram init time stampsPaul Menzel2018-11-121-2/+0
* src/mb: Remove some unneeded includesElyes HAOUAS2018-08-131-1/+0
* mb: Get rid of unneeded include <cbmem.h>Elyes HAOUAS2018-08-131-1/+0
* mb/*/*/romstage.c: Clean up targets with i82801gxArthur Heymans2018-01-141-11/+13
* sb/ich7: Use common/gpio.h to set up GPIOsArthur Heymans2017-01-061-17/+0
* intel/i945 boards: Add romstage time stampsPaul Menzel2017-01-041-0/+8
* mb/ga-945gcm-s2l: Enable EC I/O decode range.Arthur Heymans2016-11-241-0/+2
* mb/ga-945gcm-s2l: Clean up SuperioArthur Heymans2016-11-161-3/+2
* mb/gigabyte/ga-945gcm-s2l: add mainboardArthur Heymans2016-11-081-0/+217