summaryrefslogtreecommitdiffstats
path: root/src/mainboard/gigabyte
Commit message (Expand)AuthorAgeFilesLines
* mb/*/*/early_init.c: Remove unused <device/pci_{def,ops}.h>Elyes HAOUAS2019-12-192-2/+0
* arch/x86: Make X86 stages select ARCH_X86Arthur Heymans2019-12-164-4/+0
* mb/**/hda_verb.c: Clean up formattingAngel Pons2019-12-122-6/+6
* mb/**/hda_verb.c: use denary numerals for lengthsAngel Pons2019-12-112-2/+2
* mainboard/(i945,ich7): Remove commented RCBA32(0x341c) codeElyes HAOUAS2019-12-101-1/+1
* mb/gigabyte/ga-b75m-d3h: Add ga-b75-d3v as a variantBill XIE2019-12-097-2/+313
* Kconfig: comply to Linux 5.3's Kconfig language rulesPatrick Georgi2019-11-232-2/+2
* mb/*/*: Drop AMDFAM10 mainboardsArthur Heymans2019-11-2057-11501/+0
* mb/gigabyte/ga-b75m-d3h: Drop useless function-disable settingNico Huber2019-11-181-6/+0
* mb/{gigabyte,lenovo}: Remove spurious setting of ETR3 bit 16Nico Huber2019-11-181-5/+0
* nb/intel/sandybridge: Set up console in bootblockArthur Heymans2019-11-184-2/+8
* nb/intel/sandybridge: Move to C_ENVIRONMENT_BOOTBLOCKArthur Heymans2019-11-182-0/+2
* sb/intel/bd82x6x: Make the pch_enable_lpc hook optionalArthur Heymans2019-11-182-5/+1
* nb/intel/sandybridge: Make the mainboard_rcba_config hook optionalArthur Heymans2019-11-182-5/+1
* nb/intel/sandybridge: Make the mainboard_early_init hook optionalArthur Heymans2019-11-182-8/+0
* nb/intel/x4x: Move to C_ENVIRONMENT_BOOTBLOCKArthur Heymans2019-11-152-1/+5
* nb/intel/i945: Initialize console in bootblockArthur Heymans2019-11-152-1/+4
* nb/intel/i945: Move boilerplate romstage to a common locationArthur Heymans2019-11-151-58/+6
* nb/intel/x4x: Move boilerplate romstage to a common locationArthur Heymans2019-11-151-39/+9
* mb/*/*(ich7/x4x): Use common early southbridge initArthur Heymans2019-11-141-16/+3
* sb/intel/i82801gx: Add common early codeArthur Heymans2019-11-141-35/+1
* sb/intel/i82801gx: Add common LPC decode codeArthur Heymans2019-11-124-31/+7
* mb/{x4x}: Remove unused 'include <northbridge/intel/x4x/iomap.h>'Elyes HAOUAS2019-11-111-1/+0
* mb/*/*{i82801gx}: Use sb/intel/common/acpi/platform.aslArthur Heymans2019-11-042-29/+1
* mb/*/*{bd82x6x/ibexpreak}: Use sb/intel/common/acpi/platform.aslArthur Heymans2019-11-042-2/+2
* soc/intel/{IA-CPU/SOC}: Move sleepstates.asl into southbridge/intel/common/acpiSubrata Banik2019-11-014-4/+4
* mb/gigabyte: Use 'Device()' instead of 'Processor()'Elyes HAOUAS2019-10-276-97/+76
* mb/(ich7): Use macro instead of magic numberElyes HAOUAS2019-10-271-4/+4
* sb/intel/bd82x6x/lpc: Set up default LPC decode rangesArthur Heymans2019-10-162-11/+0
* sb/intel/i82801gx: Move CIR init to a common placeArthur Heymans2019-10-112-35/+2
* mb/gigabyte/ga-h61m-s2pv: Improve LPC decodingAngel Pons2019-09-221-7/+4
* soc/intel: Use common romstage codeKyösti Mälkki2019-08-262-2/+2
* cpu/intel: Enter romstage without BISTKyösti Mälkki2019-08-182-11/+3
* mainboards: Remove floating __PRE_RAM__ commentsKyösti Mälkki2019-08-181-2/+0
* mb/,sb/intel/i82801gx: Merge `ide_legacy_combined` into `sata_mode`4.10Nico Huber2019-07-202-2/+0
* sb/intel/{bd82x6x|ibexpeak}: Drop p_cnt_throttling_supportedPatrick Rudolph2019-07-191-1/+0
* amdfam10: Declare get_sysinfo()Kyösti Mälkki2019-07-043-6/+3
* amdfam10: Declare empty activate_spd_rom() stubKyösti Mälkki2019-07-043-6/+0
* mb/gigabyte/ga-h61ma-d3v: Add new mainboard as variantAngel Pons2019-06-2411-80/+425
* sb/intel/bd82x6x: Set up io_gen_dec in romstage based on devicetreeArthur Heymans2019-06-211-1/+0
* src/mb/gigabyte/ga-h61m-s2pv: Correct devicetreeAngel Pons2019-06-171-7/+10
* nb/i945: Drop CHANNEL_XOR_RANDOMIZATION selectionElyes HAOUAS2019-06-141-1/+0
* sb/intel/i82801gx: Detect if the southbridge supports AHCIArthur Heymans2019-06-062-2/+0
* mb/*/devicetree.cb: Remove unavailable PCIe portsArthur Heymans2019-06-051-2/+0
* mb/gigabyte/ga-b75m-d3{h,v}: Switch to variant setupAlex James2019-05-2928-654/+34
* mb/gigabyte/ga-b75m-d3{h,v}: Various cleanupsAlex James2019-05-1620-162/+77
* nb/intel/snb: Drop NORTHBRIDGE_INTEL_IVYBRIDGENico Huber2019-05-122-2/+2
* src/mb/Kconfig: Fix PCI subsystem IDsElyes HAOUAS2019-04-191-8/+0
* sb/intel/i82801gx: Use SOUTHBRIDGE_INTEL_COMMON_PMCLIBPatrick Rudolph2019-04-132-0/+2
* nb/intel/i945: Use DEBUG_RAM_SETUPKyösti Mälkki2019-03-241-3/+2
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-17 03:06:53 +0000