summaryrefslogtreecommitdiffstats
path: root/src/mainboard/google/fizz/dsdt.asl
Commit message (Expand)AuthorAgeFilesLines
* soc/intel/skylake: switch to common GNVSMichael Niewöhner2021-10-171-1/+1
* mb/google/fizz: Drop broken USB ACPI codeMatt DeVillier2021-10-111-3/+0
* ACPI: Move include for <vc/google/chromeos.asl>Kyösti Mälkki2021-01-281-3/+0
* ACPI: Add top-level ASLKyösti Mälkki2021-01-271-0/+1
* {src/mb,util/autoport}: Use macro for DSDT revisionElyes HAOUAS2020-10-131-1/+1
* soc/intel/common/block/acpi: Factor out common platform.aslSubrata Banik2020-10-051-1/+1
* treewide: Remove "this file is part of" linesPatrick Georgi2020-05-111-1/+0
* acpi: Move ACPI table support out of arch/x86 (3/5)Furquan Shaikh2020-05-021-1/+1
* mb/google/fizz: Use SPDX for GPL-2.0-only filesAngel Pons2020-04-061-13/+2
* mainboard/google: Remove copyright noticesPatrick Georgi2020-03-181-1/+0
* mb/**/dsdt.asl: Remove outdated sleepstates.asl commentAngel Pons2019-12-311-1/+0
* mb/**/dsdt.asl: Remove "Some generic macros" commentAngel Pons2019-12-211-1/+0
* soc/intel/{IA-CPU/SOC}: Move sleepstates.asl into southbridge/intel/common/acpiSubrata Banik2019-11-011-1/+1
* cpu/intel/common: Use a common acpi/cpu.asl fileArthur Heymans2018-11-301-1/+1
* mb: Set coreboot as DSDT's manufacturer model IDElyes HAOUAS2018-11-231-2/+3
* ACPI: Fix DSDT's revision fieldElyes HAOUAS2018-11-211-1/+1
* mb/google/fizz: Provide baseboard and variant conceptsDavid Wu2018-10-191-3/+3
* mb/google/x86-boards: Get rid of power button device in corebootFurquan Shaikh2018-07-251-4/+0
* mb/google/fizz: Add USB port infoEmil Lundmark2018-06-011-0/+3
* google/fizz: Add new boardShelley Chen2017-03-231-0/+70
generated by cgit v1.2.3 (git 2.25.1) at 2024-06-03 03:36:47 +0000