summaryrefslogtreecommitdiffstats
path: root/src/mainboard/google/veyron_rialto/bootblock.c
Commit message (Expand)AuthorAgeFilesLines
* google/veyron: Fix old style function definitionArthur Heymans2022-12-061-1/+1
* treewide: Remove "this file is part of" linesPatrick Georgi2020-05-111-1/+0
* mb/google/veyron_rialto: Use SPDX for GPL-2.0-only filesAngel Pons2020-04-061-13/+2
* mainboard/google: Remove copyright noticesPatrick Georgi2020-03-181-2/+0
* Change all clrsetbits_leXX() to clrsetbitsXX()Julius Werner2019-12-041-2/+2
* src: Use include <reset.h> when appropriateElyes HAOUAS2019-03-291-1/+0
* coreboot: Replace all IS_ENABLED(CONFIG_XXX) with CONFIG(XXX)Julius Werner2019-03-081-1/+1
* device/mmio.h: Add include file for MMIO opsKyösti Mälkki2019-03-041-1/+1
* (console,drivers/uart)/Kconfig: Fix dependenciesNico Huber2018-11-211-2/+1
* mainboard: Remove unneeded include <console/console.h>Elyes HAOUAS2018-11-051-1/+0
* Kconfig: rename BOOT_MEDIA_SPI_BUS to BOOT_DEVICE_SPI_FLASH_BUSAaron Durbin2016-08-181-1/+1
* tree: drop last paragraph of GPL copyright headerPatrick Georgi2015-10-311-4/+0
* google/veyron_rialto: Throttle to 1416MHz @ 1200mV in bootblockDavid Hendricks2015-10-251-3/+1
* rk3288: Allow board-specific APLL (CPU clock) settingsDavid Hendricks2015-09-081-1/+1
* veyron_rialto: Turn on all ledsAlexandru M Stan2015-08-281-0/+6
* Remove address from GPLv2 headersPatrick Georgi2015-05-211-1/+1
* google/veyron_*: Increase SPI flash frequency to 24.75MHzJulius Werner2015-04-221-1/+1
* rockchip/rk3288: Fix SPI clock divisor calculationJulius Werner2015-04-221-1/+1
* arm(64): Globally replace writel(v, a) with write32(a, v)Julius Werner2015-04-211-4/+4
* Kconfig: rename CONSOLE_SERIAL_UART to DRIVERS_UARTPatrick Georgi2015-04-201-1/+1
* veyron_{brain,danger,rialto}: Use common watchdog rebootDavid Hendricks2015-04-171-5/+3
* veyron: Add veyron_rialto boardjinkun.hong2015-04-151-0/+76
generated by cgit v1.2.3 (git 2.25.1) at 2024-05-23 14:33:07 +0000