summaryrefslogtreecommitdiffstats
path: root/src/mainboard/intel/baskingridge/romstage.c
Commit message (Expand)AuthorAgeFilesLines
* src: Use 'stdint.h' when appropriateElyes HAOUAS2022-01-011-1/+0
* nb/intel/haswell: Decouple mainboard USB config from MRCAngel Pons2021-03-251-2/+2
* nb/intel/haswell: Use unshifted SPD addresses in mainboardsAngel Pons2021-03-231-4/+4
* nb/intel/haswell: Consolidate memory-down SPD handlingAngel Pons2021-03-191-5/+5
* haswell boards: Correct USB config indentationAngel Pons2021-02-121-40/+40
* haswell: Drop `mainboard_fill_pei_data`Angel Pons2021-02-121-8/+2
* haswell: Move some MRC settings to devicetreeAngel Pons2020-07-121-2/+0
* haswell: Add function to retrieve SPD addressesAngel Pons2020-07-121-4/+9
* haswell: Automatically determine system typeAngel Pons2020-07-121-1/+0
* haswell boards: Drop unused romstage.c includesAngel Pons2020-07-121-4/+0
* haswell: Factor out `max_ddr3_freq`Angel Pons2020-07-121-1/+0
* haswell: Compute disabled channel masks at runtimeAngel Pons2020-07-121-8/+0
* mb/intel/baskingridge: Factor out common MRC settingsAngel Pons2020-07-121-64/+58
* haswell: Relocate `mainboard_romstage_entry` to northbridgeAngel Pons2020-07-121-5/+3
* haswell boards: Fix writes to 16-bit DxxIR registersAngel Pons2020-07-121-7/+7
* haswell: Drop `struct romstage_params` typeAngel Pons2020-07-121-5/+1
* haswell: Make `copy_spd` a weak functionAngel Pons2020-07-121-1/+0
* haswell: Drop GPIO indirection layersAngel Pons2020-07-091-1/+0
* haswell: Turn RCBA configuration into a functionAngel Pons2020-07-091-22/+20
* mb/intel/baskingridge: Put GPIOs in a C fileAngel Pons2020-07-081-1/+1
* sb/intel/lynxpoint: Factor out RCBA Function DisableAngel Pons2020-07-081-3/+0
* treewide: Remove "this file is part of" linesPatrick Georgi2020-05-111-1/+0
* nb/intel/haswell: Deprecate WDB params in pei_dataAngel Pons2020-04-221-2/+0
* mainboard/intel: Use SPDX for GPL-2.0-only filesAngel Pons2020-04-061-13/+2
* mainboard/[g-p]*: Remove copyright noticesPatrick Georgi2020-03-181-2/+0
* soc/intel: Use common romstage codeKyösti Mälkki2019-08-261-1/+1
* cpu/intel: Enter romstage without BISTKyösti Mälkki2019-08-181-2/+1
* Remove DEFAULT_PCIEXBAR aliasKyösti Mälkki2019-03-061-1/+1
* mainboard: Remove unneeded include <console/console.h>Elyes HAOUAS2018-11-051-1/+0
* cpu/intel/haswell: Use the common intel romstage_main functionArthur Heymans2018-06-141-0/+1
* tree: drop last paragraph of GPL copyright headerPatrick Georgi2015-10-311-4/+0
* Remove address from GPLv2 headersPatrick Georgi2015-05-211-1/+1
* x86: Change MMIO addr in readN(addr)/writeN(addr, val) to pointerKevin Paul Herbert2015-02-151-3/+3
* mainboard/*/romstage.c: Sanitize system header inclusionsEdward O'Callaghan2015-01-061-4/+4
* mainboard/intel/baskingridge Fix usage of GNU field designator extEdward O'Callaghan2014-05-231-22/+22
* haswell: Update pei_data to match ref codeDuncan Laurie2013-12-021-15/+29
* slippy/falco/peppy: Fix SPD GPIO initialization.Aaron Durbin2013-12-011-0/+2
* haswell: update pei_data data structureAaron Durbin2013-11-251-15/+25
* haswell: unify romstage logicAaron Durbin2013-03-181-127/+9
* haswell: adjust CAR usageAaron Durbin2013-03-181-5/+3
* lynxpoint: Move a bit of generic RCBA into early_pchDuncan Laurie2013-03-181-5/+0
* haswell platforms: restructure romstage mainAaron Durbin2013-03-171-103/+33
* baskingridge: rename graysreef to baskingridgeStefan Reinauer2013-03-141-0/+318
generated by cgit v1.2.3 (git 2.25.1) at 2024-08-07 20:01:24 +0000