summaryrefslogtreecommitdiffstats
path: root/src/mainboard/intel/baskingridge
Commit message (Expand)AuthorAgeFilesLines
* mainboard/intel: Remove unused <acpi/acpi.h>Elyes HAOUAS2022-04-241-1/+0
* tpm: Refactor TPM Kconfig dimensionsJes B. Klinke2022-04-211-1/+1
* ChromeEC boards: Drop `IGNORE_IASL_MISSING_DEPENDENCY`Angel Pons2022-04-201-3/+0
* ChromeOS: Add DECLARE_x_CROS_GPIOS()Kyösti Mälkki2022-04-071-5/+1
* ChromeOS: Promote variant_cros_gpio()Kyösti Mälkki2022-04-061-2/+3
* IASL: Ignore IASL's "Missing dependency" warningElyes HAOUAS2022-01-281-0/+3
* src: Use 'stdint.h' when appropriateElyes HAOUAS2022-01-011-1/+0
* ChromeOS: Refactor ACPI CNVS generationKyösti Mälkki2021-12-231-2/+0
* mb/google,intel: Add ChromeOS GPIOs to onboard.hKyösti Mälkki2021-11-122-5/+18
* ChromeOS: Replace with or add <types.h>Kyösti Mälkki2021-11-111-0/+1
* mainboard: Drop invalid `VGA_BIOS_FILE` defaultsAngel Pons2021-10-151-4/+0
* mb/*: Specify type of `MAINBOARD_PART_NUMBER` onceAngel Pons2021-07-261-1/+0
* mb/*: Specify type of `MAINBOARD_DIR` onceAngel Pons2021-07-261-1/+0
* nb/intel: Don't select VBOOT_SEPARATE_VERSTAGEArthur Heymans2021-05-051-1/+1
* nb/intel/haswell: Decouple mainboard USB config from MRCAngel Pons2021-03-251-2/+2
* nb/intel/haswell: Use unshifted SPD addresses in mainboardsAngel Pons2021-03-231-4/+4
* nb/intel/haswell: Consolidate memory-down SPD handlingAngel Pons2021-03-191-5/+5
* haswell boards: Correct USB config indentationAngel Pons2021-02-121-40/+40
* haswell: Drop `mainboard_fill_pei_data`Angel Pons2021-02-121-8/+2
* ACPI: Move include for <vc/google/chromeos.asl>Kyösti Mälkki2021-01-281-2/+0
* ACPI: Add top-level ASLKyösti Mälkki2021-01-271-0/+1
* arch/x86: Use wildcard for mb/smihandler.cKyösti Mälkki2021-01-242-2/+0
* ACPI: Select ACPI_SOC_NVS only where suitableKyösti Mälkki2021-01-182-2/+2
* cpu/intel/haswell: Factor out ACPI C-state valuesAngel Pons2021-01-151-8/+0
* mb/intel/baskingridge: Replace invalid C-state valuesAngel Pons2021-01-151-6/+6
* mb/x/acpi_tables: Rename to mainboard_fill_gnvs()Kyösti Mälkki2021-01-101-1/+1
* mb/x/acpi_tables: Move EC_RW detectionKyösti Mälkki2021-01-101-6/+0
* mb/**/cmos.layout: Indent everything with tabsAngel Pons2020-11-231-28/+28
* mb/**/cmos.layout: Remove crusty commentsAngel Pons2020-11-231-27/+0
* nb/intel/haswell/acpi: Merge `haswell.asl` into `hostbridge.asl`Angel Pons2020-11-131-1/+1
* sb/intel/lynxpoint/sata: Always use AHCI modeAngel Pons2020-11-101-2/+0
* mb/intel/baskingridge: Convert to ASL 2.0 syntaxElyes HAOUAS2020-11-041-32/+32
* {src/mb,util/autoport}: Use macro for DSDT revisionElyes HAOUAS2020-10-131-1/+1
* mb/intel: Drop unneeded empty linesElyes HAOUAS2020-09-211-1/+0
* mb/*/Kconfig: Drop redundant 'select CPU_INTEL_HASWELL'Elyes HAOUAS2020-09-041-1/+0
* lynxpoint: Factor out PIRQ routing from devicetreeAngel Pons2020-07-281-9/+0
* mb/*/*/devicetree.cb: Normalize disabled PIRQ valuesAngel Pons2020-07-261-4/+4
* src: Remove unused 'include <types.h>'Elyes HAOUAS2020-07-142-2/+0
* haswell: Move some MRC settings to devicetreeAngel Pons2020-07-121-2/+0
* haswell: Add function to retrieve SPD addressesAngel Pons2020-07-121-4/+9
* haswell: Automatically determine system typeAngel Pons2020-07-121-1/+0
* haswell boards: Drop unused romstage.c includesAngel Pons2020-07-121-4/+0
* haswell: Factor out `max_ddr3_freq`Angel Pons2020-07-121-1/+0
* haswell: Compute disabled channel masks at runtimeAngel Pons2020-07-121-8/+0
* mb/intel/baskingridge: Factor out common MRC settingsAngel Pons2020-07-121-64/+58
* haswell: Relocate `mainboard_romstage_entry` to northbridgeAngel Pons2020-07-121-5/+3
* haswell boards: Fix writes to 16-bit DxxIR registersAngel Pons2020-07-121-7/+7
* haswell: Drop `struct romstage_params` typeAngel Pons2020-07-121-5/+1
* haswell: Make `copy_spd` a weak functionAngel Pons2020-07-121-1/+0
* haswell: Drop GPIO indirection layersAngel Pons2020-07-091-1/+0
generated by cgit v1.2.3 (git 2.25.1) at 2024-06-04 15:04:03 +0000