summaryrefslogtreecommitdiffstats
path: root/src/mainboard/intel/bayleybay_fsp
Commit message (Expand)AuthorAgeFilesLines
* src: Use 'include <string.h>' when appropriateElyes HAOUAS2019-03-202-2/+0
* src: Drop unused 'include <romstage_handoff.h>'Elyes HAOUAS2019-03-181-1/+0
* src: Drop unused 'include <arch/acpigen.h>'Elyes HAOUAS2019-03-121-1/+0
* coreboot: Replace all IS_ENABLED(CONFIG_XXX) with CONFIG(XXX)Julius Werner2019-03-082-2/+2
* src: Drop unused include <timestamp.h>Elyes HAOUAS2019-03-071-1/+0
* src: Drop unused include <arch/acpi.h>Elyes HAOUAS2019-03-062-2/+0
* mainboard: Enable PRESERVE flag in all vboot/chromeos FMD filesHung-Te Lin2019-03-051-3/+3
* arch/io.h: Drop unnecessary includeKyösti Mälkki2019-03-042-2/+0
* arch/x86: Drop spurious arch/stages.h includesKyösti Mälkki2018-12-281-1/+0
* mainboard: Remove useless include <device/pci_ids.h>Elyes HAOUAS2018-12-191-1/+0
* cpu/intel/common: Use a common acpi/cpu.asl fileArthur Heymans2018-11-301-1/+1
* mb/*/*/Kconfig: Remove useless commentElyes HAOUAS2018-11-281-1/+1
* mb: Set coreboot as DSDT's manufacturer model IDElyes HAOUAS2018-11-231-2/+3
* ACPI: Fix DSDT's revision fieldElyes HAOUAS2018-11-211-1/+1
* src: Remove unneeded include <lib.h>Elyes HAOUAS2018-11-161-1/+0
* src: Remove unneeded include "{arch,cpu}/cpu.h"Elyes HAOUAS2018-11-121-1/+0
* mainboard: Remove unneeded include <console/console.h>Elyes HAOUAS2018-11-052-2/+0
* src: Remove unneeded whitespaceElyes HAOUAS2018-10-231-13/+13
* mb/*/*: Clean up FADT checksum assignmentJonathan Neuschäfer2018-10-171-3/+1
* src/mb: Remove some unneeded includesElyes HAOUAS2018-08-131-3/+0
* mb: Get rid of unneeded include <cbmem.h>Elyes HAOUAS2018-08-132-2/+0
* mb/intel: Get rid of whitespace before tabElyes HAOUAS2018-06-041-7/+7
* cpu/x86/mtrr: Get rid of CACHE_ROM_SIZE_OVERRIDENico Huber2018-05-311-4/+0
* mb/intel: Get rid of device_tElyes HAOUAS2018-05-081-1/+1
* mb/*/*/cmos.layout: Fix the values for the console levelArthur Heymans2018-01-261-9/+9
* mb/*/*: Remove rtc nvram configurable baud rateArthur Heymans2017-09-231-9/+1
* mainboard/[g-l]: add IS_ENABLED() around Kconfig symbol referencesMartin Roth2017-07-061-1/+1
* intel/bakersport_fsp: Move into bayleybay_fsp as a variantMartin Roth2017-06-022-2/+7
* cpu/x86/msr.h: Drop excessive includesKyösti Mälkki2016-12-061-1/+0
* cpu/cpu.h: Drop excessive includesKyösti Mälkki2016-12-061-1/+0
* mainboard: Clean up boot_option/reboot_bits in cmos.layoutNico Huber2016-08-171-1/+1
* src/: Fix Kcofig symbols missing CONFIG_ prefixMartin Roth2016-02-021-1/+1
* chromeos: import Chrome OS fmapsPatrick Georgi2016-01-211-0/+37
* intel/fsp_baytrail: rename include folder baytrail to include/socBen Gardner2015-12-165-14/+14
* fsp_baytrail: Change A, A, A, A IRQ routing to A, A, A, BMartin Roth2015-12-061-1/+2
* mainboard: Remove last_boot NVRAM optionTimothy Pearson2015-11-051-1/+0
* tree: drop last paragraph of GPL copyright headerPatrick Georgi2015-10-3114-56/+0
* fsp/cache_as_ram.inc and boards: Fix incorrect usage of POST_IOAlexandru Gagniuc2015-10-061-1/+0
* intel: Do not hardcode the position of mrc.cacheAlexandru Gagniuc2015-09-071-5/+0
* Move baytrail & fsp_baytrail to the common IFD interface.Martin Roth2015-07-021-8/+0
* Kconfig: Remove unnecessary and incorrect MRC_CACHE symbolsMartin Roth2015-06-271-2/+1
* baytrail: Switch to per-device ACPIVladimir Serbinenko2015-05-231-174/+1
* Remove address from GPLv2 headersPatrick Georgi2015-05-2114-15/+14
* Remove unused functionsPatrick Georgi2015-05-211-12/+0
* fsp: Move fsp to fsp1_0Marc Jones2015-04-241-1/+1
* src/mainboard/*/*/board_info.txt: Added Release year for boardsMathias Friman2015-04-231-0/+1
* kconfig: automatically include mainboardsStefan Reinauer2015-04-181-0/+2
* intel/fsp_baytrail: Add PCI Root Port IRQ RoutingMartin Roth2015-03-121-15/+23
* mainboard: Do not redefine DRIVERS_PS2_KEYBOARD Kconfig variableAlexandru Gagniuc2015-03-051-4/+0
* (bakersport|bayleybay)_fsp: Do not force a default loglevelAlexandru Gagniuc2015-02-241-1/+0
generated by cgit v1.2.3 (git 2.25.1) at 2024-08-08 00:26:33 +0000