summaryrefslogtreecommitdiffstats
path: root/src/mainboard/intel/coffeelake_rvp
Commit message (Expand)AuthorAgeFilesLines
* mb/hp to mb/kontron: Rename Makefiles from .inc to .mkMartin Roth2024-01-242-0/+0
* mainboard: Add SPDX license headers to MakefilesMartin Roth2023-08-061-0/+2
* mb/*: Remove lapic from devicetreeArthur Heymans2023-01-306-18/+6
* mainboard: Remove duplicated <soc/gpio.h>Elyes Haouas2023-01-131-1/+0
* mb/intel/coffeelake_rvp/Makefile.inc: Avoid link to non-existent folderElyes Haouas2022-12-131-0/+2
* mb/**/dsdt.asl: Drop misleading "OEM revision" commentAngel Pons2022-08-161-1/+1
* mainboard/intel: Remove unused <acpi/acpi.h>Elyes HAOUAS2022-04-241-1/+0
* tpm: Refactor TPM Kconfig dimensionsJes B. Klinke2022-04-211-1/+1
* ChromeOS: Add DECLARE_x_CROS_GPIOS()Kyösti Mälkki2022-04-071-5/+1
* ChromeOS: Promote variant_cros_gpio()Kyösti Mälkki2022-04-062-14/+0
* ChromeOS: Refactor ACPI CNVS generationKyösti Mälkki2021-12-231-2/+0
* ChromeOS: Replace with or add <types.h>Kyösti Mälkki2021-11-112-1/+2
* ChromeOS: Fix <vc/google/chromeos/chromeos.h>Kyösti Mälkki2021-11-091-0/+1
* mb/google,intel: Fix indirect include bootmode.hKyösti Mälkki2021-11-051-0/+1
* mb/intel/coffeelake_rvp: Rework KconfigFelix Singer2021-10-192-20/+47
* cannonlake mainboards: Set PMC as hidden in devicetreeTim Wawrzynczak2021-09-101-1/+1
* src/*: Specify type of `DIMM_SPD_SIZE` onceAngel Pons2021-09-031-1/+0
* soc/intel/common: Use CHIPSET_LOCKDOWN_COREBOOT by defaultFelix Singer2021-08-281-2/+0
* mb/*: Specify type of `VARIANT_DIR` onceAngel Pons2021-07-261-1/+0
* mb/*: Specify type of `FMDFILE` onceAngel Pons2021-07-261-1/+0
* mb/*: Specify type of `OVERRIDE_DEVICETREE` onceAngel Pons2021-07-261-1/+0
* mb/*: Specify type of `DEVICETREE` onceAngel Pons2021-07-261-1/+0
* mb/*: Specify type of `MAINBOARD_PART_NUMBER` onceAngel Pons2021-07-261-1/+0
* mb/*: Specify type of `MAINBOARD_DIR` onceAngel Pons2021-07-261-1/+0
* mb/intel/coffeelake_rvp: Use CHIPSET_LOCKDOWN_COREBOOTFelix Singer2021-07-262-2/+2
* mainboards: Remove default CHROMEOS=yKyösti Mälkki2021-02-041-3/+0
* ACPI: Move include for <vc/google/chromeos.asl>Kyösti Mälkki2021-01-281-5/+0
* ACPI: Add top-level ASLKyösti Mälkki2021-01-271-0/+1
* mb/intel/coffeelake_rvp: do UART pad configuration at board-levelMichael Niewöhner2021-01-232-1/+11
* mb/intel/coffeelake_rvp: Stop using headers for HDA verbsAngel Pons2020-12-176-20/+1
* mb/*: Remove unnecessary selectsFelix Singer2020-12-061-1/+0
* mb, soc/intel: Reorganize CNVi device entries in devicetreeFurquan Shaikh2020-11-024-16/+24
* mb/*,soc/intel: drop the obsolete dt option `speed_shift_enable`Michael Niewöhner2020-10-261-3/+0
* {src/mb,util/autoport}: Use macro for DSDT revisionElyes HAOUAS2020-10-131-1/+1
* mb, soc/intel: Switch to using drivers/wifi/generic for Intel WiFi devicesFurquan Shaikh2020-10-134-4/+4
* soc/intel/common/block/acpi: Factor out common platform.aslSubrata Banik2020-10-051-1/+1
* mb/*: drop GENERIC_SPD_BIN from boards without soldered memoryMichael Niewöhner2020-09-221-1/+0
* mb/intel: Drop unneeded empty linesElyes HAOUAS2020-09-211-2/+0
* mb/*: devicetree: drop now unneeded USBx_PORT_EMPTYMichael Niewöhner2020-09-061-2/+0
* soc/intel/cnl: Add new Kconfig option which matches its FSPs nameFelix Singer2020-09-031-1/+1
* soc/intel/cnl: Configure FSP option PcieRpSlotImplementedNico Huber2020-08-235-20/+60
* soc/intel/cnl: Set Heci1Disable depending on devicetree configFelix Singer2020-08-071-3/+0
* mb/**/{devicetree,overridetree}.cb: Indent with tabsAngel Pons2020-08-041-2/+2
* src: Remove unused 'include <stdint.h>Elyes HAOUAS2020-07-141-1/+0
* mb/intel/coffeelake_rvp: Unconditionally select audio driversKyösti Mälkki2020-07-031-3/+3
* Kconfig: Escape variable to accommodate new Kconfig versionsPatrick Georgi2020-06-191-3/+3
* mb/intel/cannonlake_rvp,coffeelake_rvp: Add MAINBOARD_HAS_LPC_TPMKyösti Mälkki2020-06-101-0/+1
* src: Remove leading blank lines from SPDX headerElyes HAOUAS2020-05-181-3/+0
* treewide: Remove "this file is part of" linesPatrick Georgi2020-05-1118-18/+0
* src/: Replace GPL boilerplate with SPDX headersPatrick Georgi2020-05-091-9/+1